Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AS7C33512NTD18A-166TQC Datasheet(PDF) 6 Page - Alliance Semiconductor Corporation

Part # AS7C33512NTD18A-166TQC
Description  3.3V 512K x 18 Pipelined burst Synchronous SRAM with NTD
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALSC [Alliance Semiconductor Corporation]
Direct Link  https://www.alliancememory.com
Logo ALSC - Alliance Semiconductor Corporation

AS7C33512NTD18A-166TQC Datasheet(HTML) 6 Page - Alliance Semiconductor Corporation

Back Button AS7C33512NTD18A-166TQC Datasheet HTML 2Page - Alliance Semiconductor Corporation AS7C33512NTD18A-166TQC Datasheet HTML 3Page - Alliance Semiconductor Corporation AS7C33512NTD18A-166TQC Datasheet HTML 4Page - Alliance Semiconductor Corporation AS7C33512NTD18A-166TQC Datasheet HTML 5Page - Alliance Semiconductor Corporation AS7C33512NTD18A-166TQC Datasheet HTML 6Page - Alliance Semiconductor Corporation AS7C33512NTD18A-166TQC Datasheet HTML 7Page - Alliance Semiconductor Corporation AS7C33512NTD18A-166TQC Datasheet HTML 8Page - Alliance Semiconductor Corporation AS7C33512NTD18A-166TQC Datasheet HTML 9Page - Alliance Semiconductor Corporation AS7C33512NTD18A-166TQC Datasheet HTML 10Page - Alliance Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 19 page
background image
®
11/30/04;
v.2.1
Alliance Semiconductor
6 of 19
AS7C33512NTD18A
Burst Order
Synchronous truth table[5,6,7,8,9,11]
Key: X = Don’t Care, H = HIGH, L = LOW.
BWn = H means all byte write signals (BWa and BWb) are HIGH. BWn = L means one or more byte write
signals are LOW.
Notes:
1 CONTINUE BURST cycles, whether READ or WRITE, use the same control inputs. The type of cycle performed (READ or WRITE) is chosen in the ini-
tial BEGIN BURST cycle. A CONINUE DESELECT cycle can only be entered if a DESELECT CYCLE is executed first.
2 DUMMY READ and WRITE ABORT cycles can be considered NOPs because the device performs no external operation. A WRITE ABORT means a
WRITE command is given, but no operation is performed.
3 OE may be wired LOW to minimize the number of control signal to the SRAM. The device will automatically turn off the output drivers during a WRITE
cycle. OE may be used when the bus turn-on and turn-off times do not meet an application’s requirements.
4 If an INHIBIT CLOCK command occurs during a READ operation, the DQ bus will remain active (Low-Z). If it occurs during a WRITE cycle, the bus will
remain in High-Z. No WRITE operations will be performed during the INHIBIT CLOCK cycle.
5
BWa enables WRITEs to byte “a” (DQa pins/balls); BWb enables WRITEs to byte “b” (DQb pins/balls).
6 All inputs except
OE and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
7 Wait states are inserted by setting
CEN HIGH.
8 This device contains circuitry that will ensure that the outputs will be in High-Z during power-up.
9 The device incorporates a 2-bit burst counter. Address wraps to the initial address every fourth BURST CYCLE.
10 The address counter is incremented for all CONTINUE BURST cycles.
11 ZZ pin is always Low in this truth table.
Interleaved burst order (LBO = 1)
Linear burst order (LBO = 0)
A1 A0 A1 A0 A1 A0 A1 A0
A1 A0 A1 A0 A1 A0 A1 A0
Starting address
0 0
0 1
1 0
1 1
Starting Address
0 0
0 1
1 0
1 1
First increment
0 1
0 0
1 1
1 0
First increment
0 1
1 0
1 1
0 0
Second increment
1 0
1 1
0 0
0 1
Second increment
1 0
1 1
0 0
0 1
Third increment
1 1
1 0
0 1
0 0
Third increment
1 1
0 0
0 1
1 0
CE0 CE1 CE2 ADV/LD R/W
BWn
OE CEN
Address
source
CLK
Operation
DQ
Notes
H
X
X
L
X
X
X
L
NA
L to H
DESELECT Cycle
High-Z
X
X
H
L
X
X
X
L
NA
L to H
DESELECT Cycle
High-Z
X
L
X
L
X
X
X
L
NA
L to H
DESELECT Cycle
High-Z
X
X
X
H
X
X
X
L
NA
L to H
CONTINUE DESELECT Cycle
High-Z
1
L
H
L
L
H
X
L
L
External L to H
READ Cycle (Begin Burst)
Q
X
X
X
H
X
X
L
L
Next
L to H
READ Cycle (Continue Burst)
Q
1,10
L
H
L
L
H
X
H
L
External L to H NOP/DUMMY READ (Begin Burst) High-Z
2
X
X
X
H
X
X
H
L
Next
L to H
DUMMY READ (Continue Burst)
High-Z 1,2,10
L
H
L
L
L
L
X
L
External L to H
WRITE CYCLE (Begin Burst)
D
3
X
X
X
H
X
L
X
L
Next
L to H
WRITE CYCLE (Continue Burst)
D
1,3,10
L
H
L
L
L
H
X
L
External L to H NOP/WRITE ABORT (Begin Burst) High-Z
2,3
X
X
X
H
X
H
X
L
Next
L to H
WRITE ABORT (Continue Burst)
High-Z
1,2,3,
10
X
X
X
X
X
X
X
H
Current L to H
INHIBIT CLOCK
-
4


Similar Part No. - AS7C33512NTD18A-166TQC

ManufacturerPart #DatasheetDescription
logo
Alliance Semiconductor ...
AS7C33512NTD32A ALSC-AS7C33512NTD32A Datasheet
425Kb / 18P
   3.3V 512K x 32/36 Pipelined SRAM with NTD
AS7C33512NTD32A-133TQC ALSC-AS7C33512NTD32A-133TQC Datasheet
425Kb / 18P
   3.3V 512K x 32/36 Pipelined SRAM with NTD
AS7C33512NTD32A-133TQCN ALSC-AS7C33512NTD32A-133TQCN Datasheet
425Kb / 18P
   3.3V 512K x 32/36 Pipelined SRAM with NTD
AS7C33512NTD32A-133TQI ALSC-AS7C33512NTD32A-133TQI Datasheet
425Kb / 18P
   3.3V 512K x 32/36 Pipelined SRAM with NTD
AS7C33512NTD32A-133TQIN ALSC-AS7C33512NTD32A-133TQIN Datasheet
425Kb / 18P
   3.3V 512K x 32/36 Pipelined SRAM with NTD
More results

Similar Description - AS7C33512NTD18A-166TQC

ManufacturerPart #DatasheetDescription
logo
Alliance Semiconductor ...
AS7C33512NTF18A ALSC-AS7C33512NTF18A Datasheet
425Kb / 18P
   3.3V 512K x 18 Flowthrough Synchronous SRAM with NTD
AS7C33256NTD32A ALSC-AS7C33256NTD32A Datasheet
441Kb / 19P
   3.3V 256K x 2/36 Pipelined burst Synchronous SRAM with NTD
AS7C332MNTD18A ALSC-AS7C332MNTD18A Datasheet
439Kb / 18P
   3.3V 2M x 18 Pipelined SRAM with NTD
AS7C331MNTD18A ALSC-AS7C331MNTD18A Datasheet
424Kb / 18P
   3.3V 1M x 18 Pipelined SRAM with NTD
AS7C33512NTD32A ALSC-AS7C33512NTD32A Datasheet
425Kb / 18P
   3.3V 512K x 32/36 Pipelined SRAM with NTD
AS7C332MPFS18A ALSC-AS7C332MPFS18A Datasheet
508Kb / 19P
   3.3V 2M x 18 pipelined burst synchronous SRAM
AS7C33512PFS32A ALSC-AS7C33512PFS32A Datasheet
541Kb / 19P
   3.3V 512K x 32/36 pipelined burst synchronous SRAM
AS7C331MPFS18A ALSC-AS7C331MPFS18A Datasheet
509Kb / 19P
   3.3V 1M x 18 pipelined burst synchronous SRAM
AS7C331MPFD18A ALSC-AS7C331MPFD18A Datasheet
510Kb / 19P
   3.3V 1M x 18 pipelined burst synchronous SRAM
AS7C33512PFD32A ALSC-AS7C33512PFD32A Datasheet
541Kb / 19P
   3.3V 512K x 32/36 pipelined burst synchronous SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com