IDT70T653M

Preliminary

High-Speed 2.5V 512K x 36 Asynchronous Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

4

Pin Names

NOTES:

at 2.5V. The OPT pins are independent of one another—both ports can operate

at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V

with the other at 2.5V.

3. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when

asserted. OPTx, INTx and the sleep mode pins themselves (ZZx) are not

affected during sleep mode. It is recommended that boundry scan not be operated

during sleep mode.

Left Port

Right Port

Names

Chip Enables (Input)

Read/Write Enable (Input)

Output Enable (Input)

Address (Input)

Data Input/Output

Semaphore Enable (Input)

Interrupt Flag (Output)

Busy Input

Byte Enables (9-bit bytes) (Input)

Ground (0V) (Input)

TDI

Test Data Input

TDO

Test Data Output

TCK

Test Logic Clock (10MHz) (Input)

TMS

Test Mode Select (Input)

TRST

Reset (Initialize TAP Controller) (Input)

5679 tbl 01