Electronic Components Datasheet Search |
|
SN74AUCH32244ZKER Datasheet(PDF) 1 Page - Texas Instruments |
|
SN74AUCH32244ZKER Datasheet(HTML) 1 Page - Texas Instruments |
1 / 12 page www.ti.com FEATURES DESCRIPTION/ORDERING INFORMATION SN74AUCH32244 32-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES412B – SEPTEMBER 2002 – REVISED JUNE 2005 • Low Power Consumption, 40- µA Max I CC • Member of the Texas Instruments Widebus+™ • ±8-mA Output Drive at 1.8 V Family • Bus Hold on Data Inputs Eliminates the Need • Optimized for 1.8-V Operation and Is 3.6-V I/O for External Pullup/Pulldown Resistors Tolerant to Support Mixed-Mode Signal • Latch-Up Performance Exceeds 100 mA Per Operation JESD 78, Class II • Ioff Supports Partial-Power-Down Mode • ESD Protection Exceeds JESD 22 Operation – 2000-V Human-Body Model (A114-A) • Sub-1-V Operable – 200-V Machine Model (A115-A) • Max tpd of 1.8 ns at 1.8 V – 1000-V Charged-Device Model (C101) This 32-bit buffer/driver is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCC operation. The SN74AUCH32244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The device can be used as eight 4-bit buffers, four 8-bit buffers, two 16-bit buffers, or one 32-bit buffer. It provides true outputs and symmetrical active-low output-enable (OE) inputs. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. ORDERING INFORMATION TA PACKAGE(1) ORDERABLE PART NUMBER TOP-SIDE MARKING –40°C to 85°C LFBGA – GKE Tape and reel SN74AUCH32244GKER MK244 (1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus+ is a trademark of Texas Instruments. PRODUCTION DATA information is current as of publication date. Copyright © 2002–2005, Texas Instruments Incorporated Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. |
Similar Part No. - SN74AUCH32244ZKER |
|
Similar Description - SN74AUCH32244ZKER |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |