3 / 12 page
C9714
100 MHz Clock Generator with SSCG and Power Management for Mobile Application
Approved Product
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.
Rev. 2.0
5/17/2000
MILPITAS, CA 95035 TEL: 408-263-6300 ext. 275 FAX 408-263-6571
Page 3 of 13
Frequency Selection Table
Outputs
Descriptions
48-24M/TS#
at Power UP
SEL
66/100
CPU
PCI
48M
48/24M
All Outputs Tri-State
0
0
Hi-Z
Hi-Z
Hi-Z
Hi-Z
66 MHz
1
0
66 MHz
33 MHz
48 MHz
24/48 MHz
100 MHz
1
1
100 MHz
33 MHz
48 MHz
24/48 MHz
Power Management Functions
PS#
CS#
PD#
CPU
48M
PCI
PCI_F
VCOs
X
X
0
LOW
LOW
LOW
LOW
OFF
1
0
1
ON
ON
LOW
ON
ON
0
1
1
LOW
ON
ON
ON
ON
0
0
1
LOW
ON
LOW
ON
ON
1
1
1
ONON
ONON
ON
CS# is an input clock synthesizer. It is used to turn off the CPU clocks for low power operation. CS# is asserted
asynchronously by the external clock control logic with the rising edge of free running PCI clock (and hence CPU Clock)
and must be internally synchronized to the external PCI_F output. All other clocks will continue to run while the CPU
clocks are disabled. The CPU clocks must always be stopped in a low state and started in such a manner as to
guarantee that the high pulse width is a full pulse. CPU clock on latency need to be 2 or 3 CPU clocks periods in time
and CPU clock off latency needs to be 2 or 3 CPU clocks periods in time.
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
