 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
SN75LVDT1422PAGRG4 Datasheet(PDF) 7 Page - Texas Instruments |
|
||||||||||||||||||||||||||||||
SN75LVDT1422PAGRG4 Datasheet(HTML) 7 Page - Texas Instruments |
|
|
7 / 20 page  www.ti.com RECEIVER SUPPLY CURRENT SUPPLY CURRENT (1) TRANSMITTER INPUT TIMING REQUIREMENTS TRANSMITTER SWITCHING CHARACTERISTICS SN75LVDT1422 SLLS653 – JUNE 2005 PARAMETER TEST CONDITIONS MIN TYP(1) MAX UNIT f = 10 MHz 19 35 f = 25 MHz 27 42 f = 40 MHz 35 45 ICC Supply current (worst case) See Figure 1 and Figure 3 mA f = 65 MHz 49 69 f = 85 MHz 60 81 f = 100 MHz 69 90 (1) All typical values are at VCC = 3.3 V, TA = 25°C. PARAMETER TEST CONDITIONS MIN TYP(2) MAX UNIT ICC(DIS) Disable supply current TX/RX ENABLEs = GND 150 800 µA (1) CMOS inputs have to connect to ground. (2) All typical values are at VCC = 3.3 V, TA = 25°C. PARAMETER TEST CONDITIONS MIN TYP(1) MAX UNIT tt(CLK) Transition time, CLK IN See Figure 5 1.0 6.0(2) ns tc(CLK) Input clock period, CLK IN 10 T 100 ns twH(CLK) Pulse duration, clock high, CLK IN See Figure 6 0.35T 0.5T 0.65T ns twL(CLK) Pulse duration, clock low, CLK IN 0.35T 0.5T 0.65T ns tt(EN) Transition time, TX ENABLE, TAx/TBx 1.5 6.0 ns (1) All typical values are at VCC = 3.3 V, TA = 25°C. (2) Regulate clock frequency lower than 50 MHz. tt(CLK)max = 1/f x 50% x 60%. PARAMETER TEST CONDITIONS MIN TYP(1) MAX UNIT tr LVDS Rise time See Figure 4 0.38 0.7 ns tf LVDS Fall time See Figure 4 0.38 0.7 ns t0 Output pulse position for bit 0 -0.8 0 0.8 t1 Output pulse position for bit 1 13.49 14.29 15.09 t2 Output pulse position for bit 2 27.77 28.57 29.37 t3 Output pulse position for bit 3 f = 10 MHz, See Figure 12 42.06 42.86 43.66 ns t4 Output pulse position for bit 4 56.34 57.14 57.94 t5 Output pulse position for bit 5 70.63 71.43 72.23 t6 Output pulse position for bit 6 84.91 85.71 86.51 t0 Output pulse position for bit 0 –0.45 0 0.45 t1 Output pulse position for bit 1 5.26 5.71 6.16 t2 Output pulse position for bit 2 10.98 11.43 11.83 t3 Output pulse position for bit 3 f = 25 MHz, See Figure 12 16.69 17.14 17.54 ns t4 Output pulse position for bit 4 22.41 22.86 23.26 t5 Output pulse position for bit 5 28.12 28.57 28.97 t6 Output pulse position for bit 6 33.84 34.29 34.69 (1) All typical values are at VCC = 3.3 V, TA = 25°C. 7 |
Similar Part No. - SN75LVDT1422PAGRG4 |
|
Similar Description - SN75LVDT1422PAGRG4 |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
