Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

FEDS82V16520A-01 Datasheet(PDF) 6 Page - OKI electronic componets

Part # FEDS82V16520A-01
Description  262,144-Word32-Bit2-Bank SGRAM
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  OKI [OKI electronic componets]
Direct Link  http://www.oki.com
Logo OKI - OKI electronic componets

FEDS82V16520A-01 Datasheet(HTML) 6 Page - OKI electronic componets

Back Button FEDS82V16520A-01 Datasheet HTML 2Page - OKI electronic componets FEDS82V16520A-01 Datasheet HTML 3Page - OKI electronic componets FEDS82V16520A-01 Datasheet HTML 4Page - OKI electronic componets FEDS82V16520A-01 Datasheet HTML 5Page - OKI electronic componets FEDS82V16520A-01 Datasheet HTML 6Page - OKI electronic componets FEDS82V16520A-01 Datasheet HTML 7Page - OKI electronic componets FEDS82V16520A-01 Datasheet HTML 8Page - OKI electronic componets FEDS82V16520A-01 Datasheet HTML 9Page - OKI electronic componets FEDS82V16520A-01 Datasheet HTML 10Page - OKI electronic componets Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 40 page
background image
FEDS82V16520A-01
OKI Semiconductor
MS82V16520A
6/40
Read with Auto Precharge Command (
CS, CAS = “Low”, RAS, WE, A9 = “High”)
The Read with Auto Precharge command is required to begin burst read operation with automatic precharge after
the burst read. Any command that interrupts this operation cannot be issued.
No Operation Command (
CS = “Low”, RAS, CAS, WE = “High”)
The No Operation command does not trigger any operation.
Device Deselect Command (
CS = “High”)
The Device Deselect command disables the
RAS, CAS, WE and Address input. This command does not trigger
any operation.
Data Write/Output Enable Command (DQMi = “Low”)
The Data Write/Output Enable command enables DQ0 to DQ31 in read or write.
The each DQM0, 1, 2 and 3 corresponds to DQ0 to DQ7, DQ8 to DQ15, DQ16 to DQ23 and DQ24 to DQ31
respectively.
Data Mask/Output Disable Command (DQMi = “High”)
The Data Mask/Output Disable command disables DQ0 to DQ31 in read or write. In read cycle output buffers are
disabled after 2 clocks . In write cycle input buffers are disabled at the same clock. The each DQM0, 1, 2 and 3
corresponds to DQ0 to DQ7, DQ8 to DQ15, DQ16 to DQ23 and DQ24 to DQ31 respectively.
Burst Stop Command (
CS, WE = “Low”, RAS, CAS = “High”)
The Burst Stop command stops burst access when the access is in full page. After the Burst Stop command is
entered, the output buffer goes into high impedance state.


Similar Part No. - FEDS82V16520A-01

ManufacturerPart #DatasheetDescription
logo
OKI electronic componet...
FEDS82V48540-01 OKI-FEDS82V48540-01 Datasheet
1Mb / 44P
   393,216-Word 횞 32-Bit 횞 4-Bank FIFO-SGRAM
More results

Similar Description - FEDS82V16520A-01

ManufacturerPart #DatasheetDescription
logo
OKI electronic componet...
MS82V32520 OKI-MS82V32520 Datasheet
1Mb / 42P
   524,288-Word 횞 32-Bit 횞 2-Bank FIFO-SGRAM
MS82V48540 OKI-MS82V48540 Datasheet
1Mb / 44P
   393,216-Word 횞 32-Bit 횞 4-Bank FIFO-SGRAM
MD56V62160E OKI-MD56V62160E Datasheet
512Kb / 34P
   4-Bank 횞 1,048,576-Word 횞 16-Bit SYNCHRONOUS DYNAMIC RAM
MS82V16520 OKI-MS82V16520 Datasheet
846Kb / 67P
   262,144-Word x 32-Bit x 2-Bank Synchronous Graphics RAM
MSM54V24632A OKI-MSM54V24632A Datasheet
401Kb / 29P
   131,072-Word x 32-Bit x 2-Bank SGRAM without Graphics Functions
logo
Elpida Memory
HM5257165B ELPIDA-HM5257165B Datasheet
463Kb / 62P
   512M LVTTL interface SDRAM 133 MHz/100 MHz 8-Mword 횞 16-bit 횞 4-bank/16-Mword 횞 8-bit 횞 4-bank /32-Mword 횞 4-bit 횞 4-bank PC/133, PC/100 SDRAM
HM5259165B ELPIDA-HM5259165B Datasheet
368Kb / 63P
   512M LVTTL interface SDRAM 133 MHz/100 MHz 8-Mword 횞 16-bit 횞 4-bank/16-Mword 횞 8-bit 횞 4-bank /32-Mword 횞 4-bit 횞 4-bank PC/133, PC/100 SDRAM
HM52Y25165B-B6 ELPIDA-HM52Y25165B-B6 Datasheet
363Kb / 60P
   256M SDRAM 100 MHz 4-Mword 횞 16-bit 횞 4-bank /16-Mword 횞 4-bit 횞 4-bank
HM5264165F-75 ELPIDA-HM5264165F-75 Datasheet
514Kb / 65P
   64M LVTTL interface SDRAM 133 MHz/100 MHz 1-Mword 횞 16-bit 횞 4-bank/2-Mword 횞 8-bit 횞 4-bank /4-Mword 횞 4-bit 횞 4-bank PC/133, PC/100 SDRAM
HM5225165B ELPIDA-HM5225165B Datasheet
462Kb / 63P
   256M LVTTL interface SDRAM 133 MHz/100 MHz 4-Mword 횞 16-bit 횞 4-bank/8-Mword 횞 8-bit 횞 4-bank /16-Mword 횞 4-bit 횞 4-bank PC/133, PC/100 SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com