Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

K7I641882M-EI16 Datasheet(PDF) 6 Page - Samsung semiconductor

Part # K7I641882M-EI16
Description  72Mb M-die DDRII SRAM Specification 165 FBGA with Pb & Pb-Free (RoHS compliant)
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SAMSUNG [Samsung semiconductor]
Direct Link  http://www.samsung.com/Products/Semiconductor
Logo SAMSUNG - Samsung semiconductor

K7I641882M-EI16 Datasheet(HTML) 6 Page - Samsung semiconductor

Back Button K7I641882M-EI16 Datasheet HTML 2Page - Samsung semiconductor K7I641882M-EI16 Datasheet HTML 3Page - Samsung semiconductor K7I641882M-EI16 Datasheet HTML 4Page - Samsung semiconductor K7I641882M-EI16 Datasheet HTML 5Page - Samsung semiconductor K7I641882M-EI16 Datasheet HTML 6Page - Samsung semiconductor K7I641882M-EI16 Datasheet HTML 7Page - Samsung semiconductor K7I641882M-EI16 Datasheet HTML 8Page - Samsung semiconductor K7I641882M-EI16 Datasheet HTML 9Page - Samsung semiconductor K7I641882M-EI16 Datasheet HTML 10Page - Samsung semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 17 page
background image
2Mx36 & 4Mx18 DDRII CIO b2 SRAM
K7I643682M
K7I641882M
- 6 -
Rev 1.0
Aug. 2005
The K7I643682M and K7I641882M are 75,497,472-bits DDR Common I/O Synchronous Pipelined Burst SRAMs.
They are organized as 2,097,152 words by 36bits for K7I643682M and 4,194,304 words by 18 bits for K7I641882M.
Address, data inputs, and all control signals are synchronized to the input clock ( K or K ).
Normally data outputs are synchronized to output clocks ( C and C ), but when C and C are tied high,
the data outputs are synchronized to the input clocks ( K and K ).
Read data are referenced to echo clock ( CQ or CQ ) outputs.
Read address and write address are registered on rising edges of the input K clocks.
Common address bus is used to access address both for read and write operations.
The internal burst counter is fiexd to 2-bit sequential for both read and write operations.
Synchronous pipeline read and late write enable high speed operations.
Simple depth expansion is accomplished by using LD for port selection.
Byte write operation is supported with BW0 and BW1 ( BW2 and BW3) pins for x18 ( x36 ) device.
IEEE 1149.1 serial boundary scan (JTAG) simplifies monitoriing package pads attachment status with system.
The K7I643682M and K7I641882M are implemented with SAMSUNG's high performance 6T CMOS technology
and is available in 165pin FBGA packages. Multiple power and ground pins minimize ground bounce.
GENERAL DESCRIPTION
Read Operations
Read cycles are initiated by initiating R/W as high at the rising edge of the positive input clock K.
Address is presented and stored in the read address register synchronized with K clock.
For 2-bit burst DDR operation, it will access two 36-bit or 18-bit data words with each read command.
The first pipelined data is transfered out of the device triggered by C clock following next K clock rising edge.
Next burst data is triggered by the rising edge of following C clock rising edge.
Continuous read operations are initated with K clock rising edge.
And pipelined data are transferred out of device on every rising edge of both C and C clocks.
In case C and C tied to high, output data are triggered by K and K insted of C and C.
When the LD is disabled after a read operation, the K7I643682M and K7I641882M will first complete
burst read operation before entering into deselect mode at the next K clock rising edge.
Then output drivers disabled automatically to high impedance state.
Write cycles are initiated by activating R/W as low at the rising edge of the positive input clock K.
Address is presented and stored in the write address register synchronized with next K clock.
For 2-bit burst DDR operation, it will write two 36-bit or 18-bit data words with each write command.
The first "late writed" data is transfered and registered in to the device synchronous with next K clock rising edge.
Next burst data is transfered and registered synchronous with following K clock rising edge.
Continuous write operations are initated with K rising edge.
And "late writed" data is presented to the device on every rising edge of both K and K clocks.
When the LD is disabled, the K7I643682M and K7I641882M will enter into deselect mode.
The device disregards input data presented on the same cycle W disabled.
The K7I643682M and K7I641882M support byte write operations.
With activating BW0 or BW1 ( BW2 or BW3 ) in write cycle, only one byte of input data is presented.
In K7I641882M, BW0 controls write operation to D0:D8, BW1 controls write operation to D9:D17.
And in K7I643682M BW2 controls write operation to D18:D26, BW3 controls write operation to D27:D35.
Write Operations
Single Clock Mode
K7I643682M and K7I641882M can be operated with the single clock pair K and K, insted of C or C for output clocks.
To operate these devices in single clock mode, C and C must be tied high during power up
and must be maintained high during operation.
After power up, this device can
′t change to or from single clock mode.
System flight time and clock skew could not be compensated in this mode.


Similar Part No. - K7I641882M-EI16

ManufacturerPart #DatasheetDescription
logo
Samsung semiconductor
K7I641882M SAMSUNG-K7I641882M Datasheet
417Kb / 18P
   2Mx36 & 4Mx18 DDRII CIO b2 SRAM
More results

Similar Description - K7I641882M-EI16

ManufacturerPart #DatasheetDescription
logo
Samsung semiconductor
K4H560438E-ZC SAMSUNG-K4H560438E-ZC Datasheet
359Kb / 23P
   256Mb E-die DDR SDRAM Specification 60 FBGA with Pb-Free (RoHS compliant)
K7J643682M SAMSUNG-K7J643682M Datasheet
320Kb / 17P
   72Mb M-die DDRII SRAM Specification
K7A163631B SAMSUNG-K7A163631B Datasheet
373Kb / 19P
   18MB B-DIE SYNC SRAM SPECIFICATION 100TQFP WITH PB, PB-FREE
logo
Silicon Laboratories
SI596 SILABS-SI596 Datasheet
328Kb / 12P
   Pb-free/RoHS-compliant
logo
ECS, Inc.
ECS-2018-500-BN ECS-ECS-2018-500-BN Datasheet
629Kb / 2P
   Pb Free/RoHS Compliant
logo
Samsung semiconductor
K4H1G0438M-UC SAMSUNG-K4H1G0438M-UC Datasheet
206Kb / 23P
   1Gb M-die DDR SDRAM Specification 66 TSOP-II with Pb-Free (RoHS compliant)
logo
COSMO Electronics Corp...
KT1000 COSMO-KT1000 Datasheet
196Kb / 8P
   Pb free and RoHS compliant
KT1010 COSMO-KT1010 Datasheet
196Kb / 8P
   Pb free and RoHS compliant
KT1600 COSMO-KT1600 Datasheet
196Kb / 8P
   Pb free and RoHS compliant
logo
M/A-COM Technology Solu...
MAFL-011057 MA-COM-MAFL-011057 Datasheet
223Kb / 6P
   RoHS Compliant and Pb free
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com