Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CYP15G0403DXB-BGI Datasheet(PDF) 11 Page - Cypress Semiconductor

Part # CYP15G0403DXB-BGI
Description  Independent Clock Quad HOTLink II-TM Transceiver
Download  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CYP15G0403DXB-BGI Datasheet(HTML) 11 Page - Cypress Semiconductor

Back Button CYP15G0403DXB-BGI Datasheet HTML 7Page - Cypress Semiconductor CYP15G0403DXB-BGI Datasheet HTML 8Page - Cypress Semiconductor CYP15G0403DXB-BGI Datasheet HTML 9Page - Cypress Semiconductor CYP15G0403DXB-BGI Datasheet HTML 10Page - Cypress Semiconductor CYP15G0403DXB-BGI Datasheet HTML 11Page - Cypress Semiconductor CYP15G0403DXB-BGI Datasheet HTML 12Page - Cypress Semiconductor CYP15G0403DXB-BGI Datasheet HTML 13Page - Cypress Semiconductor CYP15G0403DXB-BGI Datasheet HTML 14Page - Cypress Semiconductor CYP15G0403DXB-BGI Datasheet HTML 15Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 43 page
background image
PRELIMINARY
CYP15G0403DXB
CYV15G0403DXB
Document #: 38-02065 Rev. *C
Page 11 of 43
CYP(V)15G0403DXB HOTLink II Operation
The CYP(V)15G0403DXB is a highly configurable,
independent
clocking,
quad-channel
transceiver
designed to support reliable transfer of large quantities
of data, using high-speed serial links from multiple
sources to multiple destinations. This device supports
four single-byte channels.
CYP(V)15G0403DXB Transmit Data Path
Input Register
The bits in the Input Register for each channel support
different assignments, based on if the input data is encoded or
unencoded. These assignments are shown in Table1.
When the ENCODER is enabled, each input register captures
eight data bits and two control bits on each input clock cycle.
When the Encoder is bypassed, the control bits are part of the
pre-encoded 10-bit character.
When the Encoder is enabled, the TXCTx[1:0] bits are inter-
preted along with the associated TXDx[7:0] character to
generate a specific 10-bit transmission character.
Phase-Align Buffer
Data from each Input Register is passed to the associated
Phase-Align Buffer, when the TXDx[7:0] and TXCTx[1:0] input
registers are clocked using TXCLKx
¦ (TXCKSELx = 0 and
TXRATEx = 0). When the TXDx[7:0] and TXCTx[1:0] input
registers are clocked using REFCLKx
± (TXCKSELx = 1) and
REFCLKx
± is a full-rate clock, the associated Phase
Alignment Buffer in the transmit path is bypassed. These
buffers are used to absorb clock phase differences between
the TXCLKx input clock and the internal character clock for
that channel.
Once initialized, TXCLKx is allowed to drift in phase as much
as
±180 degrees. If the input phase of TXCLKx drifts beyond
the handling capacity of the Phase Align Buffer, TXERRx is
Analog I/O
OUTA1
±
OUTB1
±
OUTC1
±
OUTD1
±
CML Differential
Output
Primary Differential Serial Data Output. The OUTx1
± PECL-compatible CML
outputs (+3.3V referenced) are capable of driving terminated transmission lines or
standard fiber-optic transmitter modules, and must be AC-coupled for PECL-
compatible connections.
OUTA2
±
OUTB2
±
OUTC2
±
OUTD2
±
CML Differential
Output
Secondary Differential Serial Data Output. The OUTx2
± PECL-compatible CML
outputs (+3.3V referenced) are capable of driving terminated transmission lines or
standard fiber-optic transmitter modules, and must be AC-coupled for PECL-compatible
connections.
INA1
±
INB1
±
INC1
±
IND1
±
Differential Input
Primary Differential Serial Data Input. The INx1
± input accepts the serial data
stream for deserialization and decoding. The INx1
± serial stream is passed to the
receive CDR circuit to extract the data content when INSELx = HIGH.
INA2
±
INB2
±
INC2
±
IND2
±
Differential Input
Secondary Differential Serial Data Input. The INx2
± input accepts the serial
data stream for deserialization and decoding. The INx2
± serial stream is passed
to the receiver CDR circuit to extract the data content when INSELx = LOW.
JTAG Interface
TMS
LVTTL Input,
internal pull-up
Test Mode Select. Used to control access to the JTAG Test Modes. If maintained
high for 5 TCLK cycles, the JTAG test controller is reset.
TCLK
LVTTL Input,
internal pull-down
JTAG Test Clock.
TDO
3-State LVTTL
Output
Test Data Out. JTAG data output buffer. High-Z while JTAG test mode is not
selected.
TDI
LVTTL Input,
internal pull-up
Test Data In. JTAG data input port.
TRST
LVTTL Input,
internal pull-up
JTAG reset signal. When asserted (LOW), this input asynchronously resets the
JTAG test access port controller.
Power
VCC
+3.3V Power.
GND
Signal and Power Ground for all internal circuits.
Pin Definitions (continued)
CYP(V)15G0403DXB Quad HOTLink II Transceiver
Name
I/O Characteristics
Signal Description


Similar Part No. - CYP15G0403DXB-BGI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CYP15G0403DXB-BGI CYPRESS-CYP15G0403DXB-BGI Datasheet
1Mb / 45P
   Independent Clock Quad HOTLink II??Transceiver
CYP15G0403DXB-BGI CYPRESS-CYP15G0403DXB-BGI Datasheet
1Mb / 45P
   Independent Clock Quad HOTLink II Transceiver
More results

Similar Description - CYP15G0403DXB-BGI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CYP15G0403DXB CYPRESS-CYP15G0403DXB_07 Datasheet
1Mb / 45P
   Independent Clock Quad HOTLink II??Transceiver
CYP15G0403DXB CYPRESS-CYP15G0403DXB_09 Datasheet
1Mb / 45P
   Independent Clock Quad HOTLink II Transceiver
CYV15G0404DXB CYPRESS-CYV15G0404DXB Datasheet
809Kb / 43P
   Independent Clock Quad HOTLink II??Transceiver with Reclocker
CYV15G0404DXB CYPRESS-CYV15G0404DXB_07 Datasheet
1Mb / 44P
   Independent Clock Quad HOTLink II??Transceiver with Reclocker
CYV15G0403TB CYPRESS-CYV15G0403TB Datasheet
686Kb / 21P
   Independent Clock Quad HOTLink II??Serializer
CYV15G0403TB CYPRESS-CYV15G0403TB_09 Datasheet
684Kb / 21P
   Independent Clock Quad HOTLink II Serializer
CYP15G0403DXB CYPRESS-CYP15G0403DXB_11 Datasheet
605Kb / 48P
   Independent Clock Quad HOTLink II Transceiver Single 3.3V supply
CYV15G0404RB CYPRESS-CYV15G0404RB_07 Datasheet
452Kb / 27P
   Independent Clock Quad HOTLink II??Deserializing Reclocker
CYV15G0203TB CYPRESS-CYV15G0203TB_07 Datasheet
676Kb / 20P
   Independent Clock Dual HOTLink II??Serializer
CYV15G0203TB CYPRESS-CYV15G0203TB_09 Datasheet
649Kb / 20P
   Independent Clock Dual HOTLink II Serializer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com