Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ICS843034AY-01 Datasheet(PDF) 3 Page - Integrated Circuit Systems

Part # ICS843034AY-01
Description  FEMTOCLOCKS??MULTI-RATE LVPECL FREQUENCY SYNTHESIZER
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ICST [Integrated Circuit Systems]
Direct Link  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS843034AY-01 Datasheet(HTML) 3 Page - Integrated Circuit Systems

  ICS843034AY-01 Datasheet HTML 1Page - Integrated Circuit Systems ICS843034AY-01 Datasheet HTML 2Page - Integrated Circuit Systems ICS843034AY-01 Datasheet HTML 3Page - Integrated Circuit Systems ICS843034AY-01 Datasheet HTML 4Page - Integrated Circuit Systems ICS843034AY-01 Datasheet HTML 5Page - Integrated Circuit Systems ICS843034AY-01 Datasheet HTML 6Page - Integrated Circuit Systems ICS843034AY-01 Datasheet HTML 7Page - Integrated Circuit Systems ICS843034AY-01 Datasheet HTML 8Page - Integrated Circuit Systems ICS843034AY-01 Datasheet HTML 9Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 22 page
background image
843034AY-01
www.icst.com/products/hiperclocks.html
REV. C NOVEMBER 28, 2005
3
Integrated
Circuit
Systems, Inc.
ICS843034-01
FEMTOCLOCKS
MULTI-RATE LVPECL FREQUENCY SYNTHESIZER
PRELIMINARY
Nx bits can be hardwired to set the M divider and Nx output
divider to a specific default state that will automatically occur
during power-up. The TEST output is LOW when operating in
the parallel input mode. The relationship between the VCO fre-
quency, the crystal frequency and the M divider is defined as
follows:
The M value and the required values of M0 through M5 are shown
in Table 3B to program the VCO Frequency Function Table.
Valid M values for which the PLL will achieve lock for a 25MHz
reference are defined as 20
≤ M ≤ 25. The frequency out is de-
fined as follows:
Serial operation occurs when nP_LOAD is HIGH and S_LOAD
is LOW. The shift register is loaded by sampling the S_DATA
bits with the rising edge of S_CLOCK. The contents of the
shift register are loaded into the M divider and Nx output di-
vider when S_LOAD transitions from LOW-to-HIGH. The M
divide and Nx output divide values are latched on the HIGH-
to-LOW transition of S_LOAD. If S_LOAD is held HIGH, data
at the S_DATA input is passed directly to the M divider and Nx
output divider on each rising edge of S_CLOCK. The serial
mode can be used to program the M and Nx bits and test bits
T1 and T0. The internal registers T0 and T1 determine the state
of the TEST output as follows:
FUNCTIONAL DESCRIPTION
NOTE: The functional description that follows describes op-
eration using a 25MHz crystal. Valid PLL loop divider values
for different crystal or input frequencies are defined in the In-
put Frequency Characteristics, Table 5, NOTE 1.
The ICS843034-01 features a fully integrated PLL and there-
fore requires no external components for setting the loop band-
width. A fundamental crystal is used as the input to the on-
chip oscillator. The output of the oscillator is fed into the phase
detector. A 25MHz crystal provides a 25MHz phase detector
reference frequency. The VCO of the PLL operates over a
range of 490MHz to 640MHz. The output of the M divider is
also applied to the phase detector.
The phase detector and the M divider force the VCO output fre-
quency to be M times the reference frequency by adjusting the
VCO control voltage. Note that for some values of M (either too
high or too low), the PLL will not achieve lock. The output of the
VCO is scaled by a divider prior to being sent to each of the LVPECL
output buffers.The divider provides a 50% output duty cycle.
The ICS843034-01 supports either serial or parallel program-
ming modes to program the M feedback divider and N output
divider.The input divider P can only be changed using the P_DIV
pin. It cannot be changed from the default
÷1 setting using the
serial interface. Figure 1 shows the timing diagram for each mode.
In parallel mode, the nP_LOAD input is initially LOW. The data
on the M, NA, and NB inputs are passed directly to the M di-
vider and both N output dividers. On the LOW-to-HIGH transi-
tion of the nP_LOAD input, the data is latched and the M and N
dividers remain loaded until the next LOW transition on
nP_LOAD or until a serial event occurs. As a result, the M and
T1
T0
TEST Output
0
0
LOW
0
1
S_Data, Shift Register Output
1
0
Output of M divider
1
1
CMOS Fout A0
FIGURE 1. PARALLEL & SERIAL LOAD OPERATIONS
T 1
T0
NB2
NB1 NB0
NA2
NA1
NA0
M8
M7
M6
M5
M4
M3
M2
M1
M 0
S_CLOCK
S_DATA
S_LOAD
nP_LOAD
M0:M8, P_DIV,
NA0:NA2, NB0:NB2
nP_LOAD
fVCO = fxtal x M
P
FOUT = fVCO = fxtal x
M
NN x P
SERIAL LOADING
PARALLEL LOADING
M, N, P
t
S
t
S
t
H
t
S
t
H
Time
S_LOAD


Similar Part No. - ICS843034AY-01

ManufacturerPart #DatasheetDescription
logo
Integrated Circuit Syst...
ICS843034AY ICST-ICS843034AY Datasheet
250Kb / 23P
   MULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
ICS843034AYL ICST-ICS843034AYL Datasheet
250Kb / 23P
   MULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
ICS843034AYLF ICST-ICS843034AYLF Datasheet
250Kb / 23P
   MULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
ICS843034AYLFT ICST-ICS843034AYLFT Datasheet
250Kb / 23P
   MULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
ICS843034AYT ICST-ICS843034AYT Datasheet
250Kb / 23P
   MULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
More results

Similar Description - ICS843034AY-01

ManufacturerPart #DatasheetDescription
logo
Integrated Circuit Syst...
ICS843034 ICST-ICS843034 Datasheet
250Kb / 23P
   MULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
logo
Integrated Device Techn...
843034I-06 IDT-843034I-06 Datasheet
542Kb / 25P
   FemtoClock??Multi-Rate 3.3V LVPECL Frequency Synthesizer
843034-06 IDT-843034-06 Datasheet
538Kb / 24P
   FemtoClock??Multi-Rate 3.3V LVPECL Frequency Synthesizer
logo
Renesas Technology Corp
843034I-06 RENESAS-843034I-06 Datasheet
983Kb / 26P
   FemtoClock™ Multi-Rate 3.3V LVPECL Frequency Synthesizer
8/20/15
843034-06 RENESAS-843034-06 Datasheet
739Kb / 25P
   FemtoClock™ Multi-Rate 3.3V LVPECL Frequency Synthesizer
8/17/15
logo
Integrated Circuit Syst...
ICS843003 ICST-ICS843003 Datasheet
295Kb / 17P
   FEMTOCLOCKS CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
logo
Integrated Device Techn...
ICS843003I-09 IDT-ICS843003I-09 Datasheet
702Kb / 17P
   FEMTOCLOCKS??CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
logo
Integrated Circuit Syst...
ICS843252 ICST-ICS843252 Datasheet
196Kb / 15P
   FEMTOCLOCKS??CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
logo
Integrated Device Techn...
843256I IDT-843256I Datasheet
272Kb / 17P
   FemtoClocks Crystal-to-3.3V LVPECL Frequency Synthesizer
logo
Integrated Circuit Syst...
ICS843001-21 ICST-ICS843001-21 Datasheet
191Kb / 15P
   FEMTOCLOCKS??CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com