Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Z16C3220VSC Datasheet(PDF) 8 Page - Zilog, Inc.

Part # Z16C3220VSC
Description  IUSC??INTEGRATED UNIVERSAL SERIAL CONTROLLER
Download  121 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z16C3220VSC Datasheet(HTML) 8 Page - Zilog, Inc.

Back Button Z16C3220VSC Datasheet HTML 4Page - Zilog, Inc. Z16C3220VSC Datasheet HTML 5Page - Zilog, Inc. Z16C3220VSC Datasheet HTML 6Page - Zilog, Inc. Z16C3220VSC Datasheet HTML 7Page - Zilog, Inc. Z16C3220VSC Datasheet HTML 8Page - Zilog, Inc. Z16C3220VSC Datasheet HTML 9Page - Zilog, Inc. Z16C3220VSC Datasheet HTML 10Page - Zilog, Inc. Z16C3220VSC Datasheet HTML 11Page - Zilog, Inc. Z16C3220VSC Datasheet HTML 12Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 121 page
background image
8
PRELIMINARY
Z16C32 IUSC
PS97USC0200
ZILOG
PIN DESCRIPTION (Continued)
/BUSREQ
Bus Request (output, active Low). The DMA
controller section drives this line Low to request control of
the host bus. /BUSREQ can be an open-drain or totem-
pole output depending on a bit in the Bus Configuration
Register. In open-drain mode the IUSC samples the pin as
an input and only drives it Low after sampling it high.
/BIN
Bus Acknowledge In (input, active Low). When the
IUSC receives a falling edge on this input, it samples
whether it has been driving (or has just begun to drive)
/BUSREQ. If so, it keeps /BOUT High and takes control of
the host bus. If not, it passes the bus grant by driving
/BOUT Low. This signal can be used with /BOUT to form a
bus-grant daisy chain for arbitration of bus control. Alter-
natively, it can be connected to a direct, positive grant from
an external arbiter, and the /BOUT pin can be left uncon-
nected.
/BOUT
Bus Acknowledge Out (output, active Low). As
noted above, this signal can be used with /BIN to form a
bus-grant daisy chain for arbitration of bus control.
/ABORT
Abort Master Cycle (input, active Low ). A Low on
this line during a master cycle makes the currently active
DMA channel terminate its activity and enter a disabled
state. Note that /ABORT is only effective during a DMA
cycle, so that the IUSC knows which channel should be
aborted. Also note that external logic must set /WAIT//RDY
to the right state for the cycle to complete, before /ABORT
becomes effective.
RxD
Received Data (input, positive logic). The serial input.
TxD
Transmit Data (output, positive logic). The serial
output.
/RxC
Receive Clock (input or output). This signal can be
used as a clock input for any of the functional blocks in the
serial controller. Or, software can program the IUSC so that
this pin is an output carrying any of several receiver or
internal clock signals, a general-purpose input or output,
or an interrupt input.
/TxC
Transmit Clock (input or output). This signal can be
used as a clock input for any of the functional blocks in the
serial controller. Or, software can program the IUSC so that
this pin is an output carrying any of several transmitter or
internal clock signals, a general purpose input or output, or
an interrupt input.
/RxREQ
Receive DMA Request (input or output). In device
testing or in applications not using the serial controller and
DMA controller sections together in the usual way, this pin
can carry an active Low DMA Request from the receive
FIFO. On the IUSC this request is internally routed to the
on-chip Receive DMA channel; it is more typical to use the
RxREQ pin as a general-purpose output or as an interrupt
input.
/TxREQ
Transmit DMA Request (input or output). In device
testing or in applications not using the serial controller and
DMA controller sections together in the usual way, this pin
can carry an active Low DMA Request from the transmit
FIFO. On the IUSC this request is internally routed to the
on-chip Transmit DMA channel, and it’s more typical to use
the RxREQ pin as a general-purpose output or as an
interrupt input.
/DCD
Data Carrier Detect (input or output, active Low).
Software can program the IUSC so that this signal enables/
disables the receiver. In addition, software can program
the device to request interrupts in response to transitions
on this line. The pin can also be used as a simple input or
output.
/CTS
Clear to Send (input or output, active Low). Software
can program the IUSC so that this signal enables/disables
the transmitter. In addition, software can program the
device to request interrupts in response to transitions on
this line. The pin can also be used as a simple input or
output.


Similar Part No. - Z16C3220VSC

ManufacturerPart #DatasheetDescription
logo
Zilog, Inc.
Z16C3220VSC ZILOG-Z16C3220VSC Datasheet
637Kb / 2P
   ZiLOGs Family of Serial Communication Controllers
More results

Similar Description - Z16C3220VSC

ManufacturerPart #DatasheetDescription
logo
Zilog, Inc.
Z16C32SL ZILOG-Z16C32SL Datasheet
98Kb / 22P
   IUSC??INTEGRATED UNIVERSAL SERIAL CONTROLLER
logo
NXP Semiconductors
ISP1130 PHILIPS-ISP1130 Datasheet
1Mb / 68P
   Universal Serial Bus compound hub with integrated keyboard controller
Rev. 01-23 March 2000
logo
Texas Instruments
UCC3831 TI-UCC3831 Datasheet
144Kb / 4P
[Old version datasheet]   Universal Serial Bus Power Controller
UCC3831 TI1-UCC3831_08 Datasheet
171Kb / 5P
[Old version datasheet]   Universal Serial Bus Power Controller
UCC38531 TI1-UCC38531_08 Datasheet
128Kb / 5P
[Old version datasheet]   Universal Serial Bus Power Controller
logo
Zilog, Inc.
Z16C30 ZILOG-Z16C30_08 Datasheet
1Mb / 102P
   CMOS USC Universal Serial Controller
logo
Texas Instruments
UCC38531 TI-UCC38531 Datasheet
102Kb / 4P
[Old version datasheet]   Universal Serial Bus Power Controller
logo
Zilog, Inc.
Z16C3510VSG ZILOG-Z16C3510VSG Datasheet
2Mb / 63P
   INTEGRATED SERIAL COMMUNICATIONS CONTROLLER
logo
Texas Instruments
TUSB2136 TI-TUSB2136 Datasheet
187Kb / 50P
[Old version datasheet]   UNIVERSAL SERIAL BUS KEYBOARD HUB CONTROLLER
logo
NXP Semiconductors
SCN26562 PHILIPS-SCN26562 Datasheet
101Kb / 17P
   Dual universal serial communications controller DUSCC
1995 May 1
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com