PDU17F-5C5 datasheet(2/5 Pages) DATADELAY

Part #	PDU17F-5C5

Description	7-BIT PROGRAMMABLE DELAY LINE (SERIES PDU17F)

Download	5 Pages

Scroll/Zoom	100%

Manufacturer	DATADELAY [Data Delay Devices, Inc.]

Direct Link	http://www.datadelay.com

Logo

2 / 5 page

PDU17F

Doc #97005

DATA DELAY DEVICES, INC.

2

1/14/97

Tel: 973-773-2299

Fax: 973-773-9672

http://www.datadelay.com

APPLICATION NOTES

ADDRESS UPDATE

The PDU17F is a memory device. As such,

special precautions must be taken when

changing the delay address in order to prevent

spurious output signals. The timing restrictions

are shown in Figure 1.

After the last signal edge to be delayed has

appeared on the OUT pin, a minimum time,

TOAX, is required before the address lines can

change. This time is given by the following

relation:

TOAX = max { (Ai - A i-1) * TINC , 0 }

where A i-1 and Ai are the old and new address

codes, respectively. Violation of this constraint

may, depending on the history of the input signal,

cause spurious signals to appear on the OUT

pin. The possibility of spurious signals persists

until the required TOAX has elapsed.

A similar situation occurs when using the EN/

signal to disable the output while IN is active. In

this case, the unit must be held in the disabled

state until the device is able to “clear” itself. This

is achieved by holding the EN/ signal high and

the IN signal low for a time given by:

TDISH = Ai * TINC

Violation of this constraint may, depending on

the history of the input signal, cause spurious

signals to appear on the OUT pin. The

possibility of spurious signals persists until the

required TDISH has elapsed.

INPUT RESTRICTIONS

There are three types of restrictions on input

pulse width and period listed in the AC

Characteristics table. The recommended

conditions are those for which the delay

tolerance specifications and monotonicity are

guaranteed. The suggested conditions are

those for which signals will propagate through the

unit without significant distortion. The absolute

conditions are those for which the unit will

produce some type of output for a given input.

When operating the unit between the

recommended and absolute conditions, the

delays may deviate from their values at low

frequency. However, these deviations will

remain constant from pulse to pulse if the input

pulse width and period remain fixed. In other

words, the delay of the unit exhibits frequency

and pulse width dependence when operated

beyond the recommended conditions. Please

consult the technical staff at Data Delay Devices

if your application has specific high-frequency

requirements.

Please note that the increment tolerances listed

represent a design goal. Although most delay

increments will fall within tolerance, they are not

guaranteed throughout the address range of the

unit. Monotonicity is, however, guaranteed over

all addresses.

TDISO

TOAX

TAENS

TENIS

PWIN

TDA

PWOUT

TDISH

A6-A0

EN/

IN

OUT

OUT/

Figure 1: Timing Diagram

A i-1

Ai

TSKEW

TAIS

Similar Part No. - PDU17F-5C5

Manufacturer	Part #	Datasheet	Description
Data Delay Devices, Inc...	PDU1016H	48Kb / 5P	4-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE
	PDU1016H-.5	48Kb / 5P	4-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE
	PDU1016H-.5C4	48Kb / 5P	4-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE
	PDU1016H-.5M	48Kb / 5P	4-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE
	PDU1016H-.5MC4	48Kb / 5P	4-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE

More results

Similar Description - PDU17F-5C5

Manufacturer	Part #	Datasheet	Description
Data Delay Devices, Inc...	PDU14F	58Kb / 5P	4-BIT PROGRAMMABLE DELAY LINE
	PDU15F	50Kb / 5P	5-BIT PROGRAMMABLE DELAY LINE
	PDU18F	292Kb / 5P	8-BIT PROGRAMMABLE DELAY LINE
	PDU16F	49Kb / 5P	6-BIT PROGRAMMABLE DELAY LINE (SERIES PDU16F)
	PDU138	53Kb / 5P	3-BIT PROGRAMMABLE DELAY LINE (SERIES PDU138)
	PDU13F	300Kb / 5P	3-BIT PROGRAMMABLE DELAY LINE (SERIES PDU13F)
	3D7428	471Kb / 7P	MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE
Dallas Semiconductor	DS1021	193Kb / 9P	Programmable 8-Bit Silicon Delay Line
	DS1045	95Kb / 6P	4-Bit Dual Programmable Delay Line
	DS1020	191Kb / 9P	Programmable 8-Bit Silicon Delay Line

More results

PDU17F-5C5 Datasheet(PDF) 2 Page - Data Delay Devices, Inc.

PDU17F-5C5 Datasheet(HTML) 2 Page - Data Delay Devices, Inc.

Similar Part No. - PDU17F-5C5

Similar Description - PDU17F-5C5

Html Pages

1 2 3 4 5

Datasheet Download

Link URL