Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

XRT72L50 Datasheet(PDF) 9 Page - Exar Corporation

Part # XRT72L50
Description  SINGLE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
Download  471 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XRT72L50 Datasheet(HTML) 9 Page - Exar Corporation

Back Button XRT72L50 Datasheet HTML 5Page - Exar Corporation XRT72L50 Datasheet HTML 6Page - Exar Corporation XRT72L50 Datasheet HTML 7Page - Exar Corporation XRT72L50 Datasheet HTML 8Page - Exar Corporation XRT72L50 Datasheet HTML 9Page - Exar Corporation XRT72L50 Datasheet HTML 10Page - Exar Corporation XRT72L50 Datasheet HTML 11Page - Exar Corporation XRT72L50 Datasheet HTML 12Page - Exar Corporation XRT72L50 Datasheet HTML 13Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 471 page
background image
áç
áç
áç
áç
XRT72L50
SINGLE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
REV. 1.2.1
VII
TABLE 40: LISTING AND DESCRIPTION OF THE PIN ASSOCIATED WITH THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK
(METHOD 2) .................................................................................................................................................. 216
Figure 78. The Terminal Equipment being interfaced to the Receive Overhead Data Output Interface (Method 2) ... 217
TABLE 41: THE RELATIONSHIP BETWEEN THE NUMBER OF RXOHENABLE OUTPUT PULSES ((SINCE RXOHFRAME WAS LAST
SAMPLED
"HIGH") TO THE DS3 OVERHEAD BIT, THAT IS BEING OUTPUT VIA THE RXOH OUTPUT PIN ................. 218
4.3.5 The Receive Payload Data Output Interface ......................................................................................... 220
Figure 79. Illustration of the signals that are output via the Receive Overhead Data Output Interface block (for Method 2).
220
Figure 80. The Receive Payload Data Output Interface block .................................................................................... 220
TABLE 42: LISTING AND DESCRIPTION OF THE PIN ASSOCIATED WITH THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE BLOCK
221
4.3.5.1 Serial Mode Operation ................................................................................................................ 222
Figure 81. The XRT72L50 DS3/E3 Framer IC being interfaced to the Receive Terminal Equipment (Serial Mode Operation)
222
4.3.5.2 Nibble-Parallel Mode Operation .................................................................................................. 223
Figure 82. An Illustration of the behavior of the signals between the Receive Payload Data Output Interface block of the
XRT72L50 and the Terminal Equipment (Serial Mode Operation) .............................................................. 223
Figure 83. The XRT72L50 DS3/E3 Framer IC being interfaced to the Receive Section of the Terminal Equipment (Nibble-
Parallel Mode Operation) ............................................................................................................................. 224
4.3.6 Receive Section Interrupt Processing ................................................................................................... 225
4.3.6.1 Enabling Receive Section Interrupts ........................................................................................... 225
Figure 84. An Illustration of the Behavior of the signals between the Receive Payload Data Output Interface Block of the
XRT72L50 and the Terminal Equipment (Nibble-Mode Operation). ............................................................ 225
4.3.6.2 Enabling/Disabling and Servicing Receive Section Interrupts .................................................... 226
5.0 E3/ITU-T G.751 Operation of the XRT72L50 .................................................................................... 239
5.1 DESCRIPTION OF THE E3, ITU-T G.751 FRAMES AND ASSOCIATED OVERHEAD BITS ........................................... 239
5.1.1 Definition of the Overhead Bits ............................................................................................................. 239
5.1.1.1 The A (Alarm) Bit ........................................................................................................................ 239
Figure 85. Illustration of the E3, ITU-T G.751 Framing Format. .................................................................................. 239
5.1.1.2 The N Bit ..................................................................................................................................... 240
5.2 THE TRANSMIT SECTION OF THE XRT72L50 (E3, ITU-T G.751 MODE OPERATION) ........................................... 240
5.2.1 The Transmit Payload Data Input Interface Block ................................................................................. 241
Figure 86. The XRT72L50 Transmit Section configured to operate in the E3 Mode ................................................... 241
Figure 87. The Transmit Payload Data Input Interface Block ...................................................................................... 241
TABLE 43: LISTING AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE TRANSMIT PAYLOAD DATA INPUT INTERFACE ... 242
5.2.1.1 Mode 1 - The Serial/Loop-Timing Mode The Behavior of the XRT72L50 ................................... 243
Figure 88. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 1 (Serial/
Loop-Timed) Operation ............................................................................................................................... 244
Figure 89. Behavior of the Terminal Interface signals between the XRT72L50 Transmit Payload Data Input Interface block
and the Terminal Equipment (for Mode 1 Operation) ................................................................................... 246
5.2.1.2 Mode 2 - The Serial/Local-Timed/Frame-Slave Mode Behavior of the XRT72L50 ..................... 247
Figure 90. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 2 (Serial/
Local-Timed/Frame-Slave) Operation .......................................................................................................... 247
Figure 91. Behavior of the Terminal Interface signals between the XRT72L50 and the Terminal Equipment (Mode 2
Operation) .................................................................................................................................................... 248
5.2.1.3 Mode 3 - The Serial/Local-Timed/Frame-Master Mode Behavior of the XRT72L50 ................... 249
Figure 92. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 3 (Serial/
Local-Timed/Frame-Master) Operation ........................................................................................................ 250
5.2.1.4 Mode 4 - The Nibble-Parallel/Loop-Timed Mode Behavior of the XRT72L50 ............................. 251
Figure 93. Behavior of the Terminal Interface signals between the XRT72L50 and the Terminal Equipment (E3 Mode 3
Operation) .................................................................................................................................................... 251
Figure 94. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 4 (Nibble-
Parallel/Loop-Timed) Operation ................................................................................................................... 252
Figure 95. Behavior of the Terminal Interface signals between the XRT72L50 and the Terminal Equipment (Mode 4
Operation) .................................................................................................................................................... 253
5.2.1.5 Mode 5 - The Nibble-Parallel/Local-Timed/Frame-Slave Interface Mode Behavior of the XRT72L50
254
Figure 96. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 5 (Nibble-
Parallel/Local-Timed/Frame-Slave) Operation ............................................................................................. 255
5.2.1.6 4.2.1.6 Mode 6 - The Nibble-Parallel/Local-Timed/Frame-Master Interface Mode Behavior of the
XRT72L50 ............................................................................................................................................... 256
Figure 97. Behavior of the Terminal Interface signals between the XRT72L50 and the Terminal Equipment (E3, Mode 5
Operation) .................................................................................................................................................... 256


Similar Part No. - XRT72L50

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XRT72L52 EXAR-XRT72L52 Datasheet
2Mb / 480P
   TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
XRT72L52IQ EXAR-XRT72L52IQ Datasheet
6Mb / 480P
   TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
XRT72L53 EXAR-XRT72L53 Datasheet
5Mb / 467P
   THREE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
XRT72L54 EXAR-XRT72L54 Datasheet
5Mb / 484P
   FOUR CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
XRT72L56 EXAR-XRT72L56 Datasheet
5Mb / 486P
   SIX CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
More results

Similar Description - XRT72L50

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XRT72L52 EXAR-XRT72L52 Datasheet
2Mb / 480P
   TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
XRT72L53 EXAR-XRT72L53 Datasheet
5Mb / 467P
   THREE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
XRT72L54 EXAR-XRT72L54 Datasheet
5Mb / 484P
   FOUR CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
XRT72L56 EXAR-XRT72L56 Datasheet
5Mb / 486P
   SIX CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
XRT72L58 EXAR-XRT72L58 Datasheet
5Mb / 486P
   EIGHT CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
XR72L52 EXAR-XR72L52 Datasheet
6Mb / 480P
   TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
logo
M/A-COM Technology Solu...
28330-DSH-002-A MA-COM-28330-DSH-002-A_15 Datasheet
897Kb / 101P
   DS3/E3 Framer with 52 Mbps HDLC Controller
28330-DSH-002-A MA-COM-28330-DSH-002-A Datasheet
897Kb / 101P
   DS3/E3 Framer with 52 Mbps HDLC Controller
logo
Synaptics Incorporated.
CN8330 CONEXANT-CN8330 Datasheet
586Kb / 101P
   DS3/E3 Framer with 52 Mbps HDLC Controller
logo
Exar Corporation
XRT7250 EXAR-XRT7250 Datasheet
5Mb / 463P
   DS3/E3 FRAMER IC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com