Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

XRT72L50IQ Datasheet(PDF) 11 Page - Exar Corporation

Part # XRT72L50IQ
Description  SINGLE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
Download  471 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XRT72L50IQ Datasheet(HTML) 11 Page - Exar Corporation

Back Button XRT72L50IQ Datasheet HTML 7Page - Exar Corporation XRT72L50IQ Datasheet HTML 8Page - Exar Corporation XRT72L50IQ Datasheet HTML 9Page - Exar Corporation XRT72L50IQ Datasheet HTML 10Page - Exar Corporation XRT72L50IQ Datasheet HTML 11Page - Exar Corporation XRT72L50IQ Datasheet HTML 12Page - Exar Corporation XRT72L50IQ Datasheet HTML 13Page - Exar Corporation XRT72L50IQ Datasheet HTML 14Page - Exar Corporation XRT72L50IQ Datasheet HTML 15Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 471 page
background image
áç
áç
áç
áç
XRT72L50
SINGLE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
REV. 1.2.1
IX
Figure 117. Behavior of the RxPOS, RxNEG and RxLineClk signals during data reception of Unipolar Data ........... 291
TABLE 56: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 2 (TXLINECLK INV) WITHIN THE I/O CONTROL REGISTER AND THE
TXLINECLK CLOCK EDGE THAT TXPOS AND TXNEG ARE UPDATED ON ........................................................... 291
Figure 118. Interfacing the XRT72L50 Framer IC to the XRT73L00 DS3/E3/STS-1 LIU ............................................ 292
Figure 119. Illustration of AMI Line Code ................................................................................................................... 292
Figure 120. Illustration of two examples of HDB3 Decoding ....................................................................................... 293
TABLE 57: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 1 (RXLINECLK INV) OF THE I/O CONTROL REGISTER, AND THE
SAMPLING EDGE OF THE
RXLINECLK SIGNAL ................................................................................................... 294
Figure 121. Waveform/Timing Relationship between RxLineClk, RxPOS and RxNEG - When RxPOS and RxNEG are to be
sampled on the rising edge of RxLineClk .................................................................................................... 294
5.3.2 The Receive E3 Framer Block .............................................................................................................. 295
Figure 122. Waveform/Timing Relationship between RxLineClk, RxPOS and RxNEG - When RxPOS and RxNEG are to be
sampled on the falling edge of RxLineClk ................................................................................................... 295
Figure 123. The Receive E3 Framer Block and the Associated Paths to Other Functional Blocks ............................ 295
5.3.2.1 The Framing Acquisition Mode ................................................................................................... 296
Figure 124. The State Machine Diagram for the Receive E3 Framer E3 Frame Acquisition/Maintenance Algorithm
297
Figure 125. Illustration of the E3, ITU-T G.751 Framing Format ................................................................................. 297
5.3.2.2 The Framing Maintenance Mode ................................................................................................ 299
5.3.2.3 Forcing a Reframe via Software Command ................................................................................ 300
5.3.2.4 Performance Monitoring of the Frame Synchronization Section, within the Receive E3 Framer block
301
5.3.2.5 The RxOOF and RxLOF output pin. ........................................................................................... 301
TABLE 58: THE RELATIONSHIP BETWEEN THE LOGIC STATE OF THE RXOOF AND RXLOF OUTPUT PINS, AND THE FRAMING STATE
OF THE
RECEIVE E3 FRAMER BLOCK .............................................................................................................. 301
5.3.2.6 E3 Receive Alarms ..................................................................................................................... 302
5.3.2.7 The Loss of Signal (LOS) Alarm ................................................................................................. 302
5.3.2.8 The AIS (Alarm Indication Status) Condition .............................................................................. 303
5.3.2.9 The Far-End-Receive Failure (FERF) Condition ......................................................................... 304
5.3.2.10 Error Checking of the Incoming E3 Frames .............................................................................. 305
Figure 126. Illustration of the Local Receive E3 Framer block, receiving an E3 Frame (from the Remote Terminal) with a
correct BIP-4 Value. ..................................................................................................................................... 306
Figure 127. Illustration of the Local Receive E3 Framer block, transmitting an E3 Frame (to the Remote Terminal) with the
A bit set to “0” .............................................................................................................................................. 307
Figure 128. Illustration of the Local Receive E3 Framer block, receiving an E3 Frame (from the Remote Terminal) with an
incorrect BIP-4 value. .................................................................................................................................. 308
Figure 129. Illustration of the Local Receive E3 Framer block, transmitting an E3 Frame (to the Remote Terminal) with the
A bit-field set to “1” ...................................................................................................................................... 308
5.3.3 The Receive HDLC Controller Block ..................................................................................................... 310
Figure 130. LAPD Message Frame Format ................................................................................................................ 311
TABLE 59: THE RELATIONSHIP BETWEEN THE CONTENTS OF RXLAPDTYPE[1:0] BIT-FIELDS AND THE PMDL MESSAGE TYPE/SIZE
314
5.3.4 The Receive Overhead Data Output Interface ...................................................................................... 316
Figure 131. Flow Chart depicting the Functionality of the LAPD Receiver ................................................................. 316
5.3.4.1 Method 1 - Using the RxOHClk Clock signal .............................................................................. 317
Figure 132. The Receive Overhead Output Interface block ........................................................................................ 317
Figure 133. The Terminal Equipment being interfaced to the Receive Overhead Data Output Interface (Method 1) . 318
TABLE 60: LISTING AND DESCRIPTION OF THE PIN ASSOCIATED WITH THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK
(FOR METHOD 1) ........................................................................................................................................... 318
TABLE 61: THE RELATIONSHIP BETWEEN THE NUMBER OF RISING CLOCK EDGES IN RXOHCLK, (SINCE RXOHFRAME WAS LAST
SAMPLED
"HIGH”) TO THE E3 OVERHEAD BIT, THAT IS BEING OUTPUT VIA THE RXOH OUTPUT PIN .................... 319
Figure 134. Illustration of the signals that are output via the Receive Overhead Output Interface (for Method 1). ..... 319
TABLE 62: LISTING AND DESCRIPTION OF THE PIN ASSOCIATED WITH THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK
(METHOD 2) .................................................................................................................................................. 320
Figure 135. The Terminal Equipment being interfaced to the Receive Overhead Data Output Interface (Method 2) . 321
TABLE 63: THE RELATIONSHIP BETWEEN THE NUMBER OF RXOHENABLE OUTPUT PULSES (SINCE RXOHFRAME WAS LAST SAMPLED
"HIGH") TO THE E3 OVERHEAD BIT, THAT IS BEING OUTPUT VIA THE RXOH OUTPUT PIN .................................. 321
5.3.5 The Receive Payload Data Output Interface ......................................................................................... 322
Figure 136. Illustration of the signals that are output via the Receive Overhead Data Output Interface block (for Method 2).
322
Figure 137. The Receive Payload Data Output Interface block .................................................................................. 322
TABLE 64: LISTING AND DESCRIPTION OF THE PIN ASSOCIATED WITH THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE BLOCK
323
5.3.5.1 Serial Mode Operation Behavior of the XRT72L50 ..................................................................... 324
Figure 138. The Terminal Equipment being interfaced to the Receive Payload Data Input Interface Block (Serial Mode


Similar Part No. - XRT72L50IQ

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XRT72L52 EXAR-XRT72L52 Datasheet
2Mb / 480P
   TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
XRT72L52IQ EXAR-XRT72L52IQ Datasheet
6Mb / 480P
   TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
XRT72L53 EXAR-XRT72L53 Datasheet
5Mb / 467P
   THREE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
XRT72L54 EXAR-XRT72L54 Datasheet
5Mb / 484P
   FOUR CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
XRT72L56 EXAR-XRT72L56 Datasheet
5Mb / 486P
   SIX CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
More results

Similar Description - XRT72L50IQ

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XRT72L52 EXAR-XRT72L52 Datasheet
2Mb / 480P
   TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
XRT72L53 EXAR-XRT72L53 Datasheet
5Mb / 467P
   THREE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
XRT72L54 EXAR-XRT72L54 Datasheet
5Mb / 484P
   FOUR CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
XRT72L56 EXAR-XRT72L56 Datasheet
5Mb / 486P
   SIX CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
XRT72L58 EXAR-XRT72L58 Datasheet
5Mb / 486P
   EIGHT CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
XR72L52 EXAR-XR72L52 Datasheet
6Mb / 480P
   TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
logo
M/A-COM Technology Solu...
28330-DSH-002-A MA-COM-28330-DSH-002-A_15 Datasheet
897Kb / 101P
   DS3/E3 Framer with 52 Mbps HDLC Controller
28330-DSH-002-A MA-COM-28330-DSH-002-A Datasheet
897Kb / 101P
   DS3/E3 Framer with 52 Mbps HDLC Controller
logo
Synaptics Incorporated.
CN8330 CONEXANT-CN8330 Datasheet
586Kb / 101P
   DS3/E3 Framer with 52 Mbps HDLC Controller
logo
Exar Corporation
XRT7250 EXAR-XRT7250 Datasheet
5Mb / 463P
   DS3/E3 FRAMER IC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com