Electronic Components Datasheet Search |
|
SN74AVCH2T45YEPR Datasheet(PDF) 2 Page - Texas Instruments |
|
SN74AVCH2T45YEPR Datasheet(HTML) 2 Page - Texas Instruments |
2 / 23 page www.ti.com DESCRIPTION/ORDERING INFORMATION (CONTINUED) B1 DIR 5 7 A1 2 VCCA VCCB B2 6 A2 3 SN74AVCH2T45 DUAL-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS SCES582D – JULY 2004 – REVISED AUGUST 2005 The SN74AVCH2T45 is designed so that the DIR input is powered by VCCA. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The VCC isolation feature ensures that if either VCC input is at GND, then both outputs are in the high-impedance state. The bus-hold circuitry on the powered-up side always stays active. Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package. FUNCTION TABLE (EACH TRANSCEIVER) INPUT OPERATION DIR L B data to A bus H A data to B bus LOGIC DIAGRAM (POSITIVE LOGIC) 2 |
Similar Part No. - SN74AVCH2T45YEPR |
|
Similar Description - SN74AVCH2T45YEPR |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |