Page 1-36
NetMos
Technology
Nm9820
Single PCI UART
Rev. 1.0
Pin Name
128
Type
Description
nPERR
29
O
Parity Error (three-state). Is used to report parity errors during all PCI
transactions except a Special Cycle. The minimum duration of nPERR is
one clock cycle.
nSERR
30
O
System Error (open drain). This pin goes low when address parity errors are
detected.
PAR
31
I/O
Even Parity. Parity is even parity across AD31-0 and nC/BE3-0. PAR is stable
and valid one clock after the address phase. For data phase PAR is stable
and valid one clock after either nIRDY is asserted on a write transaction or
nTRDY is asserted on a read transaction.
nC/BE3
8
I
Bus Command and Byte Enable. During the address phase of a transaction,
nC/BE3-0 defines the bus command. During data phase nC/BE3-0 are used
as Byte Enables.nC/BE3 applies to byte “3”.
nC/BE2
22
I
Bus Command and Byte Enable. During the address phase of a transaction,
nC/BE3-0 defines the bus command. During data phase nC/BE3-0 are used
as Byte Enables. nC/BE2 applies to byte “2”.
nC/BE1
32
I
Bus Command and Byte Enable. During the address phase of a transaction,
nC/BE3-0 defines the bus command. During data phase nC/BE3-0 are used
as Byte Enables. nC/BE1 applies to byte “1”.
nC/BE0
43
I
Bus Command and Byte Enable. During the address phase of a transaction,
nC/BE3-0 defines the bus command. During data phase nC/BE3-0 are used
as Byte Enables. nC/BE0 applies to byte “0”.
nINTA
120
O
PCI active low interrupt output (open-drain). This signal goes low (active)
when an interrupt condition occurs.
EE-CS
115
O
External EE-Prom chip select (active high). After power on reset, Nm9820
reads the EE-Prom and loads the read-only configuration registers
sequentially from the first 64 bytes in the EE-Prom.
EE-CLK
116
O
External EE-Prom clock.
EE-DI
118
I
External EE-Prom data input.
EE-DO
117
O
External EE-Prom data output.
EE-EN
123
I
Enable/Disable external EEprom (active high, internal pull-up). External
EEprom can be disabled when this pin is tied to GND or pulled low. When
external EEprom is disabled, the default values for Nm9820 will be loaded
into PCI configuration register.
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
