HY29LV400TF90 datasheet(11/40 Pages) HYNIX

Part #	HY29LV400TF90

Description	4 Mbit (512K x 8/256K x 16) Low Voltage Flash Memory

Download	40 Pages

Scroll/Zoom	100%

Manufacturer	HYNIX [Hynix Semiconductor]

Direct Link	http://www.skhynix.com/kor/main.do

Logo

11 / 40 page

11

Rev. 1.0/Nov. 01

HY29LV400

DEVICE COMMANDS

Device operations are initiated by writing desig-

nated address and data command sequences into

the device. Addresses are latched on the falling

edge of WE# or CE#, whichever happens later.

Data is latched on the rising edge of WE# or CE#,

whichever happens first.

A command sequence is composed of one, two

or three of the following sub-segments: an unlock

cycle, a command cycle and a data cycle. Table 5

summarizes the composition of the valid command

sequences implemented in the HY29LV400, and

these sequences are fully described in Table 6 and

in the sections that follow.

Writing incorrect address and data values or writ-

ing them in the improper sequence resets the

HY29LV400 to the Read mode.

Reading Data

The device automatically enters the Read mode

after device power-up, after the RESET# input is

asserted and upon the completion of certain com-

mands. Commands are not required to retrieve

data in this mode. See Read Operation section

for additional information.

Reset Command

Writing the Reset command resets the sectors to

the Read or Erase-Suspend mode. Address bits

are don’t cares for this command.

As described above, a Reset command is not nor-

mally required to begin reading array data. How-

ever, a Reset command must be issued in order

to read array data in the following cases:

n If the device is in the Electronic ID mode, a

Reset command must be written to return to

the Read mode. If the device was in the Erase

Suspend mode when the device entered the

Electronic ID mode, writing the Reset command

returns the device to the Erase Suspend mode.

Note: When in the Electronic ID bus operation mode,

the device returns to the Read mode when V

ID is removed

from the A[9] pin. The Reset command is not required

in this case.

n If DQ[5] (Exceeded Time Limit) goes High dur-

ing a program or erase operation, a Reset com-

mand must be invoked to return the sectors to

d

n

a

m

o

C

e

c

n

e

u

q

e

S

s

e

l

c

y

C

s

u

B

f

o

r

e

b

m

u

N

k

c

o

l

n

U

d

n

a

m

o

C

a

t

a

D

t

e

s

e

R0

1

0

d

a

e

R0

0

1

e

t

o

N

m

a

r

g

o

r

P

d

r

o

W

/

e

t

y

B2

1

s

a

p

y

B

k

c

o

l

n

U2

1

0

s

a

p

y

B

k

c

o

l

n

U

t

e

s

e

R

01

1

s

a

p

y

B

k

c

o

l

n

U

m

a

r

g

o

r

P

d

r

o

W

/

e

t

y

B

01

1

e

s

a

r

E

p

i

h

C4

1

e

s

a

r

E

r

o

t

c

e

S4

1

)

2

e

t

o

N

(

1

d

n

e

p

s

u

S

e

s

a

r

E0

1

0

e

m

u

s

e

R

e

s

a

r

E0

1

0

D

I

c

i

n

o

r

t

c

e

l

E2

1

3

e

t

o

N

Notes:

1. Any number of Flash array read cycles are permitted.

2. Additional data cycles may follow. See text.

3. Any number of Electronic ID read cycles are permitted.

Table 5. Composition of Command Sequences

the Read mode (or to the Erase Suspend mode

if the device was in Erase Suspend when the

Program command was issued).

The Reset command may also be used to abort

certain command sequences:

n In a Sector Erase or Chip Erase command se-

quence, the Reset command may be written

at any time before erasing actually begins, in-

cluding, for the Sector Erase command, be-

tween the cycles that specify the sectors to be

erased (see Sector Erase command descrip-

tion). This aborts the command and resets the

device to the Read mode. Once erasure be-

gins, however, the device ignores the Reset

command until the operation is complete.

n In a Program command sequence, the Reset

command may be written between the se-

quence cycles before programming actually be-

gins. This aborts the command and resets the

device to the Read mode, or to the Erase Sus-

pend mode if the Program command sequence

is written while the device is in the Erase Sus-

pend mode. Once programming begins, how-

ever, the device ignores the Reset command

until the operation is complete.

Similar Part No. - HY29LV400TF90

Manufacturer	Part #	Datasheet	Description
Hynix Semiconductor	HY29LV160	517Kb / 48P	16 Mbit (2M x 8/1M x 16) Low Voltage Flash Memory
	HY29LV160BF-12	517Kb / 48P	16 Mbit (2M x 8/1M x 16) Low Voltage Flash Memory
	HY29LV160BF-12I	517Kb / 48P	16 Mbit (2M x 8/1M x 16) Low Voltage Flash Memory
	HY29LV160BF-70	517Kb / 48P	16 Mbit (2M x 8/1M x 16) Low Voltage Flash Memory
	HY29LV160BF-70I	517Kb / 48P	16 Mbit (2M x 8/1M x 16) Low Voltage Flash Memory

More results

Similar Description - HY29LV400TF90

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	F49L400UA	387Kb / 47P	4 Mbit (512K x 8/256K x 16) 3V Only CMOS Flash Memory
Intel Corporation	28F400BX-TB	559Kb / 50P	4-MBIT (256K X 16, 512K X 8) BOOT BLOCK FLASH MEMORY FAMILY
Hynix Semiconductor	HY29LV800	556Kb / 40P	8 Mbit (1M x 8/512K x 16) Low Voltage Flash Memory
Intel Corporation	A28F400BR-TB	457Kb / 36P	4-MBIT (256K X 16, 512K X 8) SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY
Intel Corporation	28F400BV-TB	706Kb / 57P	4-MBIT (256K X 16, 512K X 8)SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY
ATMEL Corporation	AT49F004	243Kb / 15P	4-Megabit 512K x 8/ 256K x 16 CMOS Flash Memory
ATMEL Corporation	AT49BV004	241Kb / 15P	4-Megabit 512K x 8/ 256K x 16 CMOS Flash Memory
Cypress Semiconductor	CY14B104L	664Kb / 22P	4-Mbit (512K x 8/256K x 16) nvSRAM
	CY14B104L	797Kb / 25P	4 Mbit (512K x 8/256K x 16) nvSRAM
	CY14E104L	649Kb / 22P	4 Mbit (512K x 8/256K x 16) nvSRAM

More results

HY29LV400TF90 Datasheet(PDF) 11 Page - Hynix Semiconductor

HY29LV400TF90 Datasheet(HTML) 11 Page - Hynix Semiconductor

Similar Part No. - HY29LV400TF90

Similar Description - HY29LV400TF90

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Datasheet Download

Link URL