Electronic Components Datasheet Search |
|
HMN2M8D-70I Datasheet(PDF) 2 Page - Hanbit Electronics Co.,Ltd |
|
HMN2M8D-70I Datasheet(HTML) 2 Page - Hanbit Electronics Co.,Ltd |
2 / 9 page HANBit HMN2M8D URL : www.hbe.co.kr 2 HANBit Electronics Co.,Ltd Rev. 1.0 (May, 2002) FUNCTIONAL DESCRIPTION The HMN2M8D executes a read cycle whenever /WE is inactive(high) and /CE is active(low). The address specified by the address inputs(A0-A20) defines which of the 2,097,152 bytes of data is accessed. Valid data will be available to the eight data output drivers within tACC (access time) after the last address input signal is stable. When power is valid, the HMN2M8D operates as a standard CMOS SRAM. During power-down and power-up cycles, the HMN2M8D acts as a nonvolatile memory, automatically protecting and preserving the memory contents. The HMN2M8D is in the write mode whenever the /WE and /CE signals are in the active (low) state after address inputs are stable. The later occurring falling edge of /CE or /WE will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of /CE or /WE. All address inputs must be kept valid throughout the write cycle. WE must return to the high state for a minimum recovery time (tWR) before another cycle can be initiated. The /OE control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output bus been enabled (/CE and /OE active) then /WE will disable the outputs in tODW from its falling edge. The HMN2M8D provides full functional capability for Vcc greater than 4.5 V and write protects by 4.37 V nominal. Power- down/power-up control circuitry constantly monitors the Vcc supply for a power-fail-detect threshold VPFD. When VCC falls below the VPFD threshold, the SRAM automatically write-protects the data. All inputs to the RAM become “don’t care” and all outputs are high impedance. As Vcc falls below approximately 3 V, the power switching circuit connects the lithium energy soure to RAM to retain data. During power-up, when Vcc rises above approximately 3.0 volts, the power switching circuit connects external Vcc to the RAM and disconnects the lithium energy source. Normal RAM operation can resume after Vcc exceeds 4.5 volts. BLOCK DIAGRAM PIN DESCRIPTION A0-A19 : Address Input /CE : Chip Enable VSS : Ground DQ0-DQ7 : Data In / Data Out /WE : Write Enable /OE : Output Enable VCC: Power (+5V) NC : No Connection DQ0-DQ7 A0-A18 /OE /WE /CE CON Power VCC Lithium Cell 4 x 512K x 8 SRAM Block /CE Power – Fail Control A19-A20 |
Similar Part No. - HMN2M8D-70I |
|
Similar Description - HMN2M8D-70I |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |