Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

XRT74L74 Datasheet(PDF) 7 Page - Exar Corporation

Part # XRT74L74
Description  4 CHANNEL, ATM UNI/PPP DS3/E3 FRAMING CONTROLLER
Download  498 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XRT74L74 Datasheet(HTML) 7 Page - Exar Corporation

Back Button XRT74L74 Datasheet HTML 3Page - Exar Corporation XRT74L74 Datasheet HTML 4Page - Exar Corporation XRT74L74 Datasheet HTML 5Page - Exar Corporation XRT74L74 Datasheet HTML 6Page - Exar Corporation XRT74L74 Datasheet HTML 7Page - Exar Corporation XRT74L74 Datasheet HTML 8Page - Exar Corporation XRT74L74 Datasheet HTML 9Page - Exar Corporation XRT74L74 Datasheet HTML 10Page - Exar Corporation XRT74L74 Datasheet HTML 11Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 498 page
background image
XRT74L74
4 CHANNEL, ATM UNI/PPP DS3/E3 FRAMING CONTROLLER
PRELIMINARY
REV. P1.1.1
V
BLOCK INTERRUPT ENABLE REGISTER (ADDRESS = 0X04).......................................................................................... 242
TRANSMIT DS3 FEAC CONFIGURATION & STATUS REGISTER (ADDRESS = 0X31)....................................................... 242
TRANSMIT DS3 FEAC CONFIGURATION & STATUS REGISTER (ADDRESS = 0X31)....................................................... 243
TXDS3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0X34) ....................................................................... 243
TXDS3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0X34) ....................................................................... 244
5.3 THE RECEIVE SECTION OF THE XRT74L74 (DS3 MODE OPERATION) ................................................ 244
FIGURE 79. A SIMPLE ILLUSTRATION OF THE RECEIVE SECTION OF THE XRT74L74, WHEN IT HAS BEEN CONFIGURED TO OPERATE IN THE DS3
MODE ................................................................................................................................................................................. 244
5.3.1 THE RECEIVE DS3 LIU INTERFACE BLOCK......................................................................................................... 244
FIGURE 80. A SIMPLE ILLUSTRATION OF THE RECEIVE DS3 LIU INTERFACE BLOCK ............................................................................. 245
FIGURE 81. BEHAVIOR OF THE RXPOS, RXNEG AND RXLINECLK SIGNALS DURING DATA RECEPTION OF UNIPOLAR DATA .................... 245
I/O CONTROL REGISTER (ADDRESS = 0X01) .............................................................................................................. 246
TABLE 51: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 3 (UNIPOLAR/BIPOLAR) WITHIN THE I/O CONTROL REGISTER AND THE TXLI-
NE
CLK CLOCK EDGE THAT TXPOS AND TXNEG ARE UPDATED ON........................................................................................ 246
FIGURE 82. ILLUSTRATION ON HOW THE RECEIVE DS3 FRAMER (WITHIN THE XRT74L74 FRAMER IC) BEING INTERFACED TO THEXRT73L00
LIU, WHILE THE FRAMER IS OPERATING IN BIPOLAR MODE (ONE CHANNEL SHOWN) ............................................................... 246
FIGURE 83. ILLUSTRATION OF AMI LINE CODE .................................................................................................................................... 247
FIGURE 84. ILLUSTRATION OF TWO EXAMPLES OF B3ZS DECODING ..................................................................................................... 248
II/O CONTROL REGISTER (ADDRESS = 0X01) ............................................................................................................. 248
TABLE 52: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 1 (RXLINECLK INV) OF THE I/O CONTROL REGISTER, AND THE SAMPLING EDGE
OF THE
RXLINECLK SIGNAL ................................................................................................................................................. 249
FIGURE 85. WAVEFORM/TIMING RELATIONSHIP BETWEEN RXLINECLK, RXPOS AND RXNEG - WHEN RXPOS AND RXNEG ARE TO BE SAMPLED
ON THE RISING EDGE OF
RXLINECLK ................................................................................................................................... 249
FIGURE 86. WAVEFORM/TIMING RELATIONSHIP BETWEEN RXLINECLK, RXPOS AND RXNEG - WHEN RXPOS AND RXNEG ARE TO BE SAMPLED
ON THE FALLING EDGE OF
RXLINECLK ................................................................................................................................. 249
5.3.2 THE RECEIVE DS3 FRAMER BLOCK..................................................................................................................... 250
FIGURE 87. A SIMPLE ILLUSTRATION OF THE RECEIVE DS3 FRAMER BLOCK AND THE ASSOCIATED PATHS TO THE OTHER FUNCTIONAL BLOCKS
250
FIGURE 88. THE STATE MACHINE DIAGRAM FOR THE RECEIVE DS3 FRAMER BLOCK’S FRAME ACQUISITION/MAINTENANCE ALGORITHM 251
RX DS3 CONFIGURATION AND STATUS REGISTER, (ADDRESS = 0X10) ....................................................................... 252
TABLE 53: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 2 (FRAMING ON PARITY) WITHIN THE RX DS3 CONFIGURATION AND STATUS
REGISTER, AND THE RESULTING FRAMING ACQUISITION CRITERIA......................................................................................... 252
RX DS3 CONFIGURATION AND STATUS REGISTER, (ADDRESS = 0X10) ....................................................................... 252
TABLE 54: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 1 (F-SYNC ALGO) WITHIN THE RX DS3 CONFIGURATION AND STATUS REGISTER,
AND THE RESULTING
F-BIT OOF DECLARATION CRITERIA USED BY THE RECEIVE DS3 FRAMER BLOCK................................... 253
RX DS3 CONFIGURATION AND STATUS REGISTER, (ADDRESS = 0X10) ....................................................................... 253
TABLE 55: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 0 (M-SYNC ALGO) WITHIN THE RX DS3 CONFIGURATION AND STATUS REGIS-
TER
, AND THE RESULTING M-BIT OOF DECLARATION CRITERIA USED BY THE RECEIVE DS3 FRAMER BLOCK ......................... 253
RX DS3 CONFIGURATION AND STATUS REGISTER, (ADDRESS = 0X10) ....................................................................... 253
I/O CONTROL REGISTER (ADDRESS = 0X01) .............................................................................................................. 254
PMON FRAMING BIT ERROR EVENT COUNT REGISTER - MSB (ADDRESS = 0X52) ..................................................... 254
PMON FRAMING BIT ERROR EVENT COUNT REGISTER - LSB (ADDRESS = 0X53) ...................................................... 254
RX DS3 CONFIGURATION AND STATUS REGISTER, (ADDRESS = 0X10) ....................................................................... 255
RX DS3 CONFIGURATION AND STATUS REGISTER, (ADDRESS = 0X10) ....................................................................... 255
RX DS3 CONFIGURATION AND STATUS REGISTER, (ADDRESS = 0X10) ....................................................................... 256
RX DS3 CONFIGURATION AND STATUS REGISTER, (ADDRESS = 0X10) ....................................................................... 256
RX DS3 CONFIGURATION AND STATUS REGISTER, (ADDRESS = 0X10) ....................................................................... 256
RX DS3 STATUS REGISTER (ADDRESS = 0X11) ......................................................................................................... 257
RX DS3 INTERRUPT STATUS REGISTER (ADDRESS = 0X13) ....................................................................................... 257
RXDS3 STATUS REGISTER (ADDRESS = 0X11) .......................................................................................................... 258
RXDS3 INTERRUPT STATUS REGISTER (ADDRESS = 0X13) ........................................................................................ 258
PMON PARITY ERROR EVENT COUNT REGISTER - MSB (ADDRESS = 0X54) .............................................................. 258
PMON PARITY ERROR EVENT COUNT REGISTER - LSB (ADDRESS = 0X55) ............................................................... 258
FIGURE 89. A SIMPLE ILLUSTRATION OF THE LOCATIONS OF THE SOURCE, MID-NETWORK AND SINK TERMINAL EQUIPMENT (FOR CP-BIT PRO-
CESSING
) ............................................................................................................................................................................ 259
FIGURE 90. ILLUSTRATION OF THE PRESUMED CONFIGURATION OF THE MID-NETWORK TERMINAL EQUIPMENT ..................................... 260
5.3.3 THE RECEIVE HDLC CONTROLLER BLOCK ........................................................................................................ 261
RX DS3 FEAC INTERRUPT ENABLE/STATUS REGISTER (ADDRESS = 0X17) ................................................................ 262
RX DS3 FEAC REGISTER (ADDRESS = 0X16) ........................................................................................................... 262
RX DS3 FEAC INTERRUPT ENABLE/STATUS REGISTER (ADDRESS = 0X17) ................................................................ 262
FIGURE 91. FLOW DIAGRAM DEPICTING HOW THE RECEIVE FEAC PROCESSOR FUNCTIONS ................................................................. 263
FIGURE 92. LAPD MESSAGE FRAME FORMAT..................................................................................................................................... 264


Similar Part No. - XRT74L74

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XRT74L73 EXAR-XRT74L73 Datasheet
2Mb / 488P
   3 CHANNEL, ATM UNI/PPP DS3/E3 FRAMING CONTROLLER
XRT74L73IB EXAR-XRT74L73IB Datasheet
2Mb / 488P
   3 CHANNEL, ATM UNI/PPP DS3/E3 FRAMING CONTROLLER
More results

Similar Description - XRT74L74

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XRT74L73 EXAR-XRT74L73 Datasheet
2Mb / 488P
   3 CHANNEL, ATM UNI/PPP DS3/E3 FRAMING CONTROLLER
XRT79L74 EXAR-XRT79L74 Datasheet
876Kb / 70P
   4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
XRT79L71 EXAR-XRT79L71 Datasheet
4Mb / 441P
   1 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
XRT79L72 EXAR-XRT79L72 Datasheet
800Kb / 72P
   2 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
XRT79L73 EXAR-XRT79L73 Datasheet
466Kb / 71P
   3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
XRT79L71 EXAR-XRT79L71_1 Datasheet
5Mb / 434P
   1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC -
XRT79L71 EXAR-XRT79L71_07 Datasheet
1Mb / 109P
   1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC - HARDWARE
XRT72L71 EXAR-XRT72L71 Datasheet
1Mb / 102P
   DS3 ATM UNI/CLEAR CHANNEL FRAMER
XRT94L33 EXAR-XRT94L33_1 Datasheet
496Kb / 110P
   3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER ATM/PPP - HARWARE MANUAL
logo
Infineon Technologies A...
PEF3460E INFINEON-PEF3460E Datasheet
146Kb / 2P
   Single channel T3/E3 Framer & Line Interface for ATM, Frame Relay and PPP/IP
2001
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com