Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

XRT75R12 Datasheet(PDF) 3 Page - Exar Corporation

Part # XRT75R12
Description  TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
Download  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XRT75R12 Datasheet(HTML) 3 Page - Exar Corporation

  XRT75R12 Datasheet HTML 1Page - Exar Corporation XRT75R12 Datasheet HTML 2Page - Exar Corporation XRT75R12 Datasheet HTML 3Page - Exar Corporation XRT75R12 Datasheet HTML 4Page - Exar Corporation XRT75R12 Datasheet HTML 5Page - Exar Corporation XRT75R12 Datasheet HTML 6Page - Exar Corporation XRT75R12 Datasheet HTML 7Page - Exar Corporation XRT75R12 Datasheet HTML 8Page - Exar Corporation XRT75R12 Datasheet HTML 9Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 89 page
background image
XRT75R12
TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
PRELIMINARY
REV. P1.0.2
I
TABLE OF CONTENTS
GENERAL DESCRIPTION.............................................................................................................. 1
APPLICATIONS ............................................................................................................................................................... 1
FIGURE 1. BLOCK DIAGRAM OF THE XRT 75R12 .................................................................................................................................... 1
ORDERING INFORMATION .................................................................................................................... 1
FEATURES..................................................................................................................................................................... 2
TRANSMIT INTERFACE CHARACTERISTICS ....................................................................................................................... 2
RECEIVE INTERFACE CHARACTERISTICS ......................................................................................................................... 2
PIN DESCRIPTIONS (BY FUNCTION) .......................................................................................... 3
SYSTEM-SIDE TRANSMIT INPUT AND TRANSMIT CONTROL PINS....................................................................................... 3
SYSTEM-SIDE RECEIVE OUTPUT AND RECEIVE CONTROL PINS ....................................................................................... 6
RECEIVE LINE SIDE PINS ............................................................................................................................................... 8
CLOCK INTERFACE......................................................................................................................................................... 9
GENERAL CONTROL PINS ............................................................................................................................................ 10
POWER SUPPLY PINS .................................................................................................................................................. 12
GROUND PINS ............................................................................................................................................................. 13
FUNCTIONAL DESCRIPTION ...................................................................................................... 18
1.0 R3 TECHNOLOGY (RECONFIGURABLE, RELAYLESS REDUNDANCY) ....................................... 18
1.1 NETWORK ARCHITECTURE ......................................................................................................................... 18
FIGURE 2. NETWORK REDUNDANCY ARCHITECTURE ............................................................................................................................. 18
2.0 CLOCK SYNTHESIZER ....................................................................................................................... 19
2.1 CLOCK DISTRIBUTION ................................................................................................................................. 19
FIGURE 4. CLOCK DISTRIBUTION CONGIFURED IN E3 MODE WITHOUT USING SFM ................................................................................ 19
FIGURE 3. SIMPLIFIED BLOCK DIAGRAM OF THE INPUT CLOCK CIRCUITRY DRIVING THE MICROPROCESSOR ............................................ 19
3.0 THE RECEIVER SECTION .................................................................................................................. 20
FIGURE 5. RECEIVE PATH BLOCK DIAGRAM .......................................................................................................................................... 20
3.1 RECEIVE LINE INTERFACE .......................................................................................................................... 20
FIGURE 6. RECEIVE LINE INTERFACECONNECTION................................................................................................................................. 20
3.2 ADAPTIVE GAIN CONTROL (AGC) .............................................................................................................. 21
3.3 RECEIVE EQUALIZER ................................................................................................................................... 21
FIGURE 7. ACG/EQUALIZER BLCOK DIAGRAM ....................................................................................................................................... 21
3.3.1 RECOMMENDATIONS FOR EQUALIZER SETTINGS .............................................................................................. 21
3.4 CLOCK AND DATA RECOVERY ................................................................................................................... 21
3.4.1 DATA/CLOCK RECOVERY MODE ............................................................................................................................ 21
3.4.2 TRAINING MODE........................................................................................................................................................ 21
3.5 LOS (LOSS OF SIGNAL) DETECTOR ........................................................................................................... 22
3.5.1 DS3/STS-1 LOS CONDITION ..................................................................................................................................... 22
3.5.2 DISABLING ALOS/DLOS DETECTION ..................................................................................................................... 22
TABLE 2: THE ALOS (ANALOG LOS) DECLARATION AND CLEARANCE THRESHOLDS FOR A GIVEN SETTING OF LOSTHR AND REQEN (DS3 AND
STS-1 APPLICATIONS) .......................................................................................................................................................... 22
3.5.3 E3 LOS CONDITION:.................................................................................................................................................. 23
FIGURE 8. LOSS OF SIGNAL DEFINITION FOR E3 AS PER ITU-T G.775 .................................................................................................. 23
FIGURE 9. LOSS OF SIGNAL DEFINITION FOR E3 AS PER ITU-T G.775................................................................................................... 23
3.5.4 INTERFERENCE TOLERANCE.................................................................................................................................. 24
FIGURE 10. INTERFERENCE MARGIN TEST SET UP FOR DS3/STS-1 ...................................................................................................... 24
FIGURE 11. INTERFERENCE MARGIN TEST SET UP FOR E3. ................................................................................................................... 24
TABLE 3: INTERFERENCE MARGIN TEST RESULTS ................................................................................................................................. 25
3.5.5 MUTING THE RECOVERED DATA WITH LOS CONDITION:................................................................................... 26
3.6 B3ZS/HDB3 DECODER .................................................................................................................................. 26
FIGURE 12. RECEIVER DATA OUTPUT AND CODE VIOLATION TIMING ........................................................................................................ 26
4.0 THE TRANSMITTER SECTION ........................................................................................................... 27
FIGURE 13. TRANSMIT PATH BLOCK DIAGRAM ...................................................................................................................................... 27
4.1 TRANSMIT DIGITAL INPUT INTERFACE ..................................................................................................... 27
FIGURE 14. TYPICAL INTERFACE BETWEEN TERMINAL EQUIPMENT AND THE XRT75R12 (DUAL-RAIL DATA) .............................................. 27
FIGURE 15. TRANSMITTER TERMINAL INPUT TIMING............................................................................................................................... 28
FIGURE 16. SINGLE-RAIL OR NRZ DATA FORMAT (ENCODER AND DECODER ARE ENABLED) .................................................................. 28
4.2 TRANSMIT CLOCK ........................................................................................................................................ 29
4.3 B3ZS/HDB3 ENCODER .................................................................................................................................. 29
4.3.1 B3ZS ENCODING ....................................................................................................................................................... 29
4.3.2 HDB3 ENCODING....................................................................................................................................................... 29


Similar Part No. - XRT75R12

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XRT75R12 EXAR-XRT75R12 Datasheet
1Mb / 90P
   TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER
XRT75R12 EXAR-XRT75R12 Datasheet
541Kb / 90P
   TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER
XRT75R12 EXAR-XRT75R12 Datasheet
2Mb / 90P
   TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER
XRT75R12D EXAR-XRT75R12D Datasheet
1Mb / 131P
   TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER
XRT75R12D EXAR-XRT75R12D Datasheet
2Mb / 134P
   TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET
More results

Similar Description - XRT75R12

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XRT75R12 EXAR-XRT75R12_07 Datasheet
1Mb / 90P
   TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER
XRT75R12 EXAR-XRT75R12_15 Datasheet
2Mb / 90P
   TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER
XRT75R12_0710 EXAR-XRT75R12_0710 Datasheet
541Kb / 90P
   TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER
XRT75VL00 EXAR-XRT75VL00 Datasheet
442Kb / 50P
   E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
XRT75VL00 EXAR-XRT75VL00_08 Datasheet
324Kb / 50P
   E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
XRT75L00 EXAR-XRT75L00 Datasheet
500Kb / 50P
   E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
XRT73R12_0710 EXAR-XRT73R12_0710 Datasheet
513Kb / 89P
   TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT
XRT73R12 EXAR-XRT73R12 Datasheet
766Kb / 87P
   TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT
XRT73R12 EXAR-XRT73R12_07 Datasheet
510Kb / 89P
   TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT
XRT75R12D EXAR-XRT75R12D_07 Datasheet
856Kb / 133P
   TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com