Electronic Components Datasheet Search |
|
XRT86VL32IB Datasheet(PDF) 1 Page - Exar Corporation |
|
XRT86VL32IB Datasheet(HTML) 1 Page - Exar Corporation |
1 / 173 page Exar Corporation 48720 Kato Road, Fremont CA, 94538 • (510) 668-7000 • FAX (510) 668-7017 • www.exar.com xr PRELIMINARY XRT86VL32 DUAL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION JULY 2005 REV. P1.0.5 GENERAL DESCRIPTION The XRT86VL32 is a two-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology (Relayless, Reconfigurable, Redundancy). The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VL32 provides protection from power failures and hot swapping. The XRT86VL32 contains an integrated DS1/E1/J1 framer and LIU which provide DS1/E1/J1 framing and error accumulation in accordance with ANSI/ITU_T specifications. Each framer has its own framing synchronizer and transmit-receive slip buffers. The slip buffers can be independently enabled or disabled as required and can be configured to frame to the common DS1/E1/J1 signal formats. Each Framer block contains its own Transmit and Receive T1/E1/J1 Framing function. There are 3 Transmit HDLC controllers per channel which encapsulate contents of the Transmit HDLC buffers into LAPD Message frames. There are 3 Receive HDLC controllers per channel which extract the payload content of Receive LAPD Message frames from the incoming T1/E1/J1 data stream and write the contents into the Receive HDLC buffers. Each framer also contains a Transmit and Overhead Data Input port, which permits Data Link Terminal Equipment direct access to the outbound T1/E1/J1 frames. Likewise, a Receive Overhead output data port permits Data Link Terminal Equipment direct access to the Data Link bits of the inbound T1/E1/J1 frames. The XRT86VL32 fully meets all of the latest T1/E1/J1 specifications: ANSI T1/E1.107-1988, ANSI T1/ E1.403-1995, ANSI T1/E1.231-1993, ANSI T1/ E1.408-1990, AT&T TR 62411 (12-90) TR54016, and ITU G-703, G.704, G706 and G.733, AT&T Pub. 43801, and ETS 300 011, 300 233, JT G.703, JT G.704, JT G706, I.431. Extensive test and diagnostic functions include Loop-backs, Boundary scan, Pseudo Random bit sequence (PRBS) test pattern generation, Performance Monitor, Bit Error Rate (BER) meter, forced error insertion, and LAPD unchannelized data payload processing according to ITU-T standard Q.921. APPLICATIONS AND FEATURES (NEXT PAGE) FIGURE 1. XRT86VL32 2-CHANNEL DS1 (T1/E1/J1) FRAMER/LIU COMBO Performance Monitor PRBS Generator & Analyser HDLC/LAPD Controllers LIU & Loopback Control DMA Interface Signaling & Alarms JTAG WR ALE_AS RD RDY_DTACK µP Select A[12:0] D[7:0] Microprocessor Interface 4 3 Tx Serial Clock Rx Serial Clock 8kHz sync OSC Back Plane 1.544-16.384 Mbit/s Local PCM Highway 2-Frame Slip Buffer Elastic Store Tx Serial Data In Tx LIU Interface 2-Frame Slip Buffer Elastic Store Rx LIU Interface Rx Framer Rx Serial Data Out RTIP RRING TTIP TRING External Data Link Controller Tx Overhead In Rx Overhead Out XRT86VL32 1 of 2-channels Tx Framer LLB LB System (Terminal) Side Line Side 1:1 Turns Ratio 1:2 Turns Ratio Memory Intel/Motorola µP Configuration, Control & Status Monitor RxLOS TxON INT |
Similar Part No. - XRT86VL32IB |
|
Similar Description - XRT86VL32IB |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |