Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

GS881Z36AT-166 Datasheet(PDF) 21 Page - GSI Technology

Part # GS881Z36AT-166
Description  9Mb Pipelined and Flow Through Synchronous NBT SRAM
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  GSI [GSI Technology]
Direct Link  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS881Z36AT-166 Datasheet(HTML) 21 Page - GSI Technology

Back Button GS881Z36AT-166 Datasheet HTML 17Page - GSI Technology GS881Z36AT-166 Datasheet HTML 18Page - GSI Technology GS881Z36AT-166 Datasheet HTML 19Page - GSI Technology GS881Z36AT-166 Datasheet HTML 20Page - GSI Technology GS881Z36AT-166 Datasheet HTML 21Page - GSI Technology GS881Z36AT-166 Datasheet HTML 22Page - GSI Technology GS881Z36AT-166 Datasheet HTML 23Page - GSI Technology GS881Z36AT-166 Datasheet HTML 24Page - GSI Technology GS881Z36AT-166 Datasheet HTML 25Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 31 page
background image
GS881Z18/36AT-250/225/200/166/150/133
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.03 11/2004
21/31
© 2001, GSI Technology
JTAG Port Registers
Overview
The various JTAG registers, refered to as Test Access Port orTAP Registers, are selected (one at a time) via the sequences of 1s
and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the
rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the
TDI and TDO pins.
Instruction Register
The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or
the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the
TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the
controller is placed in Test-Logic-Reset state.
Bypass Register
The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through
the RAM’s JTAG Port to another device in the scan chain with as little delay as possible.
Boundary Scan Register
The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM’s input or I/O pins.
The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port’s TDO pin. The
Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the
device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan
Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in
Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z,
SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.
JTAG Pin Descriptions
Pin
Pin Name
I/O
Description
TCK
Test Clock
In
Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate
from the falling edge of TCK.
TMS
Test Mode Select
In
The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP
controller state machine. An undriven TMS input will produce the same result as a logic one input
level.
TDI
Test Data In
In
The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers
placed between TDI and TDO. The register placed between TDI and TDO is determined by the
state of the TAP Controller state machine and the instruction that is currently loaded in the TAP
Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce
the same result as a logic one input level.
TDO
Test Data Out
Out
Output that is active depending on the state of the TAP state machine. Output changes in
response to the falling edge of TCK. This is the output side of the serial registers placed between
TDI and TDO.
Note:
This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is
held high for five rising edges of TCK. The TAP Controller is also reset automaticly at power-up.


Similar Part No. - GS881Z36AT-166

ManufacturerPart #DatasheetDescription
logo
GSI Technology
GS881Z36BD-150 GSI-GS881Z36BD-150 Datasheet
614Kb / 39P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS881Z36BD-150I GSI-GS881Z36BD-150I Datasheet
614Kb / 39P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS881Z36BD-150IT GSI-GS881Z36BD-150IT Datasheet
614Kb / 39P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS881Z36BD-150IV GSI-GS881Z36BD-150IV Datasheet
1Mb / 37P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS881Z36BD-150T GSI-GS881Z36BD-150T Datasheet
614Kb / 39P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
More results

Similar Description - GS881Z36AT-166

ManufacturerPart #DatasheetDescription
logo
GSI Technology
GS881Z18B GSI-GS881Z18B Datasheet
614Kb / 39P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z18-V GSI-GS880Z18-V Datasheet
933Kb / 24P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS882Z18BB-V GSI-GS882Z18BB-V Datasheet
1Mb / 33P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS882ZV18BB GSI-GS882ZV18BB Datasheet
881Kb / 33P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880ZV18BT GSI-GS880ZV18BT Datasheet
573Kb / 23P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS882Z18B GSI-GS882Z18B Datasheet
621Kb / 34P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z18BT GSI-GS880Z18BT Datasheet
591Kb / 24P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS881Z18BT-V GSI-GS881Z18BT-V Datasheet
1Mb / 37P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS882Z18AB GSI-GS882Z18AB Datasheet
892Kb / 35P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z18AT-133 GSI-GS880Z18AT-133 Datasheet
753Kb / 25P
   9Mb Pipelined and Flow Through Synchronous NBT SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com