Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

GS880F32BGT-6.5I Datasheet(PDF) 1 Page - GSI Technology

Part # GS880F32BGT-6.5I
Description  512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  GSI [GSI Technology]
Direct Link  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS880F32BGT-6.5I Datasheet(HTML) 1 Page - GSI Technology

  GS880F32BGT-6.5I Datasheet HTML 1Page - GSI Technology GS880F32BGT-6.5I Datasheet HTML 2Page - GSI Technology GS880F32BGT-6.5I Datasheet HTML 3Page - GSI Technology GS880F32BGT-6.5I Datasheet HTML 4Page - GSI Technology GS880F32BGT-6.5I Datasheet HTML 5Page - GSI Technology GS880F32BGT-6.5I Datasheet HTML 6Page - GSI Technology GS880F32BGT-6.5I Datasheet HTML 7Page - GSI Technology GS880F32BGT-6.5I Datasheet HTML 8Page - GSI Technology GS880F32BGT-6.5I Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 27 page
background image
GS880F18/32/36BT-4.5/5/5.5/6.5/7.5
512K x 18, 256K x 32, 256K x 36
9Mb Sync Burst SRAMs
4.5 ns–7.5 ns
2.5 V or 3.3 V VDD
2.5 V or 3.3 V I/O
100-Pin TQFP
Commercial Temp
Industrial Temp
Rev: 1.02 10/2004
1/27
© 2001, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Features
• Flow Through mode operation; Pin 14 = No Connect
• 2.5 V or 3.3 V +10%/–10% core power supply
• 2.5 V or 3.3 V I/O supply
• LBO pin for Linear or Interleaved Burst mode
• Internal input resistors on mode pins allow floating mode pins
• Byte Write (BW) and/or Global Write (GW) operation
• Internal self-timed write cycle
• Automatic power-down for portable applications
• JEDEC-standard 100-lead TQFP package
• Pb-Free 100-lead TQFP package available
Functional Description
Applications
The GS880F18/32/36BT is a 9,437,184-bit (8,388,608-bit for
x32 version) high performance synchronous SRAM with a
2-bit burst address counter. Although of a type originally
developed for Level 2 Cache applications supporting high
performance CPUs, the device now finds application in
synchronous SRAM applications, ranging from DSP main
store to networking chip set support.
Controls
Addresses, data I/Os, chip enables (E1, E2, E3), address burst
control inputs (ADSP, ADSC, ADV), and write control inputs
(Bx, BW, GW) are synchronous and are controlled by a
positive-edge-triggered clock input (CK). Output enable (G)
and power down control (ZZ) are asynchronous inputs. Burst
cycles can be initiated with either ADSP or ADSC inputs. In
Burst mode, subsequent burst addresses are generated
internally and are controlled by ADV. The burst address
counter may be configured to count in either linear or
interleave order with the Linear Burst Order (LBO) input. The
Burst function need not be used. New addresses can be loaded
on every cycle with no degradation of chip performance.
Designing For Compatibility
The JEDEC standard for Burst RAMS calls for a FT mode pin
option on Pin 14. Board sites for flow through Burst RAMS
should be designed with VSS connected to the FT pin location
to ensure the broadest access to multiple vendor sources.
Boards designed with FT pin pads tied low may be stuffed with
GSI’s pipeline/flow through-configurable Burst RAMs or any
vendor’s flow through or configurable Burst SRAM. Boards
designed with the FT pin location tied high or floating must
employ a non-configurable flow through Burst RAM, like this
RAM, to achieve flow through functionality.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the Byte Write
control inputs.
Sleep Mode
Low power (Sleep mode) is attained through the assertion
(High) of the ZZ signal, or by stopping the clock (CK).
Memory data is retained during Sleep mode.
Core and Interface Voltages
The GS880F18/32/36BT operates on a 2.5 V or 3.3 V power
supply. All input are 3.3 V and 2.5 V compatible. Separate
output power (VDDQ) pins are used to decouple output noise
from the internal circuits and are 3.3 V and 2.5 V compatible.
Paramter Synopsis
-4.5
-5
-5.5
-6.5
-7.5
Unit
Flow Through
2-1-1-1
tKQ
tCycle
4.5
4.5
5.0
5.0
5.5
5.5
6.5
6.5
7.5
7.5
ns
ns
Curr (x18)
Curr (x32/x36)
200
230
185
210
160
185
140
160
128
145
mA
mA


Similar Part No. - GS880F32BGT-6.5I

ManufacturerPart #DatasheetDescription
logo
GSI Technology
GS880F32BGT-6.5IV GSI-GS880F32BGT-6.5IV Datasheet
844Kb / 21P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
More results

Similar Description - GS880F32BGT-6.5I

ManufacturerPart #DatasheetDescription
logo
GSI Technology
GS880E18BT GSI-GS880E18BT Datasheet
645Kb / 28P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS881E18T-V GSI-GS881E18T-V Datasheet
1Mb / 36P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS88018AT-250 GSI-GS88018AT-250 Datasheet
756Kb / 26P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS88036CGT-200 GSI-GS88036CGT-200 Datasheet
263Kb / 24P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS880E18BT-V GSI-GS880E18BT-V Datasheet
916Kb / 23P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS88118BT-V GSI-GS88118BT-V Datasheet
1Mb / 36P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS881E18BT GSI-GS881E18BT Datasheet
902Kb / 40P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS88118BT GSI-GS88118BT Datasheet
1Mb / 39P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS88018BT GSI-GS88018BT Datasheet
602Kb / 24P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS880F18BT-V GSI-GS880F18BT-V Datasheet
844Kb / 21P
   512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com