Electronic Components Datasheet Search
Selected language     English  ▼


GS8170DD36C-200 Datasheet(PDF) 8 Page - GSI Technology

Part No. GS8170DD36C-200
Description  18Mb Σ1x2Lp CMOS I/O Double Data Rate SigmaRAM
Download  29 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  GSI [GSI Technology]
Homepage  http://www.gsitechnology.com
Logo 

 8 page
background image
GS8170DD36C-333/300/250/200
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 2.03 1/2005
8/29
© 2002, GSI Technology, Inc.
Burst Order
The burst address counter wraps around to its initial state after four internal addresses (the loaded address and three more) have
been accessed. SigmaRAMs always count in linear burst order.
Notes:
1. The burst counter wraps to initial state on the 3rd rising edge of clock.
2. The DDR SigmaRAM always begins an read or write at A0 = 0. A0 is internally set to 0 at the rising edge of clock and is not available to the
user.
Echo Clock
ΣRAMs feature Echo Clocks, CQ1, CQ2, CQ1, and CQ2 that track the performance of the output drivers. The Echo Clocks are
delayed copies of the main RAM clock, CK. Echo Clocks are designed to track changes in output driver delays due to variance in
die temperature and supply voltage. The Echo Clocks are designed to fire with the rest of the data output drivers. SigmaRAMs
provide both in-phase, or true, Echo Clock outputs (CQ1 and CQ2) and inverted Echo Clock outputs (CQ1 and CQ2).
It should be noted that deselection of the RAM via E2 and E3 also deselects the Echo Clock output drivers. The deselection of
Echo Clock drivers is always pipelined to the same degree as output data. Deselection of the RAM via E1 does not deactivate the
Echo Clocks.
Programmable Enables
ΣRAMs feature two user-programmable chip enable inputs, E2 and E3. The sense of the inputs, whether they function as active
low or active high inputs, is determined by the state of the programming inputs, EP2 and EP3. For example, if EP2 is held at VDD,
E2 functions as an active high enable. If EP2 is held to VSS, E2 functions as an active low chip enable input.
Programmability of E2 and E3 allows four banks of depth expansion to be accomplished with no additional logic. By programming
the enable inputs of four SRAMs in binary sequence (00, 01, 10, 11) and driving the enable inputs with two address inputs, four
SRAMs can be made to look like one larger RAM to the system.
Linear Burst Order
A[1:0]
1st address (Rising Edge CK)
00
10
2nd address (Falling Edge CK)
01
11
3rd address (Rising Edge CK)
10
00
4th address (Falling Edge CK)
11
01




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
GS8170DW36AC18Mb Σ1x1Dp CMOS I/O Double Late Write SigmaRAM 1 2 3 4 5 MoreGSI Technology
GS8170DW36C18Mb Σ1x1Dp CMOS I/O Double Late Write SigmaRAM 1 2 3 4 5 MoreGSI Technology
MB81N6432898 x 256K x 32 BIT DOUBLE DATA RATE FCRAMTM 1 2 3 4 5 MoreFujitsu Component Limited.
HYS72D32300GBR184-Pin Registered Double Data Rate SDRAM Module 1 2 3 4 5 MoreInfineon Technologies AG
MH16D64AKQC-751 073 741 824-BIT 16 777 216-WORD BY 64-BIT Double Data Rate Synchronous DRAM Module 1 2 3 4 5 MoreMitsubishi Electric Semiconductor
MB81P6432878 x 256K x 32 BIT FCRAMTM CORE BASED DOUBLE DATA RATE SDRAM 1 2 3 4 5 MoreFujitsu Component Limited.
HYS72D128300GBR184-Pin Registered Double Data Rate SDRAM Module 1 2 3 4 5 MoreInfineon Technologies AG
SAA32M4DOUBLE DATA RATE DDR SDRAM 1 2 3 4 5 MoreList of Unclassifed Manufacturers
HYS72D32300GBR-5-B184 - Pin Registered Double Data Rate SDRAM Modules 1 2 3 4 5 MoreInfineon Technologies AG
MH16D72AKLB-101 207.959 552-BIT 16 777 216-WORD BY 72-BIT Double Data Rate Synchronous DRAM Module 1 2 3 4 5 MoreMitsubishi Electric Semiconductor

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com 2003 - 2017    


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl