Electronic Components Datasheet Search
Selected language     English  ▼


GS8162Z72CGC-200I Datasheet(PDF) 4 Page - GSI Technology

Part No. GS8162Z72CGC-200I
Description  18Mb Pipelined and Flow Through Synchronous NBT SRAM
Download  29 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  GSI [GSI Technology]
Homepage  http://www.gsitechnology.com
Logo 

 
 4 page
background image
GS8162Z72CC-333/300/250/200/150
Preliminary
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01 3/2005
4/29
© 2004, GSI Technology
Functional Details
Clocking
Deassertion of the Clock Enable (CKE) input blocks the Clock input from reaching the RAM's internal circuits. It may be used to
suspend RAM operations. Failure to observe Clock Enable set-up or hold requirements will result in erratic operation.
Pipeline Mode Read and Write Operations
All inputs (with the exception of Output Enable, Linear Burst Order and Sleep) are synchronized to rising clock edges. Single cycle
read and write operations must be initiated with the Advance/Load pin (ADV) held low, in order to load the new address. Device
activation is accomplished by asserting all three of the Chip Enable inputs (E1, E2, and E3). Deassertion of any one of the Enable
inputs will deactivate the device.
Read operation is initiated when the following conditions are satisfied at the rising edge of clock: CKE is asserted low, all three
chip enables (E1, E2, and E3) are active, the write enable input signals W is deasserted high, and ADV is asserted low. The address
presented to the address inputs is latched into the address register and presented to the memory core and control logic. The control
logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At
the next rising edge of clock the read data is allowed to propagate through the output register and onto the output pins.
Write operation occurs when the RAM is selected, CKE is asserted low, and the Write input is sampled low at the rising edge of
clock. The Byte Write Enable inputs (BA, BB, BC, and BD) determine which bytes will be written. All or none may be activated. A
write cycle with no Byte Write inputs active is a no-op cycle. The pipelined NBT SRAM provides double late write functionality,
matching the write command versus data pipeline length (2 cycles) to the read command versus data pipeline length (2 cycles). At
the first rising edge of clock, Enable, Write, Byte Write(s), and Address are registered. The Data In associated with that address is
required at the third rising edge of clock.
Flow Through Mode Read and Write Operations
Operation of the RAM in Flow Through mode is very similar to operations in Pipeline mode. Activation of a Read Cycle and the
use of the Burst Address Counter is identical. In Flow Through mode the device may begin driving out new data immediately after
new address are clocked into the RAM, rather than holding new data until the following (second) clock edge. Therefore, in Flow
Through mode the read pipeline is one cycle shorter than in Pipeline mode.
Write operations are initiated in the same way, but differ in that the write pipeline is one cycle shorter as well, preserving the ability
to turn the bus from reads to writes without inserting any dead cycles. While the pipelined NBT RAMs implement a double late
write protocol in Flow Through mode a single late write protocol mode is observed. Therefore, in Flow Through mode, address
and control are registered on the first rising edge of clock and data in is required at the data input pins at the second rising edge of
clock.
Function
W
BA
BB
BC
BD
Read
H
X
X
X
X
Write Byte “a”
L
L
H
H
H
Write Byte “b”
L
H
L
H
H
Write Byte “c”
L
H
H
L
H
Write Byte “d”
L
H
H
H
L
Write all Bytes
L
L
L
L
L
Write Abort/NOP
L
H
H
H
H




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
GS8162Z18BB18Mb Pipelined and Flow Through Synchronous NBT SRAM 1 2 3 4 5 MoreGSI Technology
GS8162Z18BB-V18Mb Pipelined and Flow Through Synchronous NBT SRAM 1 2 3 4 5 MoreGSI Technology
GS8162Z72C18Mb Pipelined and Flow Through Synchronous NBT SRAM 1 2 3 4 5 MoreGSI Technology
GS8160Z1818Mb Pipelined and Flow Through Synchronous NBT SRAM 1 2 3 4 5 MoreGSI Technology
GS8162Z72CC-V18Mb Pipelined and Flow Through Synchronous NBT SRAM 1 2 3 4 5 MoreGSI Technology
GS8162ZV72CC18Mb Pipelined and Flow Through Synchronous NBT SRAM 1 2 3 4 5 MoreGSI Technology
GS8161Z1818Mb Pipelined and Flow Through Synchronous NBT SRAM 1 2 3 4 5 MoreGSI Technology
GS8160Z18BT-V18Mb Pipelined and Flow Through Synchronous NBT SRAM 1 2 3 4 5 MoreGSI Technology
GS8160Z18T18Mb Pipelined and Flow Through Synchronous NBT SRAM 1 2 3 4 5 MoreGSI Technology
GS8160ZV18CT18Mb Pipelined and Flow Through Synchronous NBT SRAM 1 2 3 4 5 MoreGSI Technology

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com 2003 - 2017    


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl