Electronic Components Datasheet Search
Selected language     English  ▼


GS8170DW36C-300 Datasheet(PDF) 8 Page - GSI Technology

Part No. GS8170DW36C-300
Description  18Mb Σ1x1Dp CMOS I/O Double Late Write SigmaRAM
Download  27 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  GSI [GSI Technology]
Homepage  http://www.gsitechnology.com
Logo 

 8 page
background image
GS8170DW36/72C-333/300/250/200
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 2.04 5/2005
8/27
© 2002, GSI Technology, Inc.
Special Functions
Burst Cycles
Although SRAMs can sustain 100% bus bandwidth by eliminating the bus turnaround cycle in Double Late Write mode, burst read
or burst write cycles may also be performed. SRAMs provide an on-chip burst address generator that can be utilized, if desired, to
simplify burst read or write implementations. The ADV control pin, when driven high, commands the SRAM to advance the
internal address counter and use the counter generated address to read or write the SRAM. The starting address for the first cycle in
a burst cycle series is loaded into the SRAM by driving the ADV pin low, into Load mode.
SigmaRAM Pipelined Burst Reads with Counter Wraparound
Read A
Cont A+1
Cont A+2
Cont A+3
Cont A
Deselect
A
Q(A)
Q(A+1)
Q(A+2)
Q(A+3)
Q(A)
CK
Address
ADV
E1
W
DQA0–DQA8
CQ
ADV
Counter Wraps
D1
D2
D0
/E1
/W
CQ
DQ
D2
D3
Write
Continue
XX
Internal
Address
A2
A3
A0
A1
A2
CK
Address
A2
XX
Continue
Continue
Continue
XX
XX
XX
SigmaRAM Double Late Write SRAM Burst Writes with Counter Wrap-around




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
GS8170DW36AC18Mb Σ1x1Dp CMOS I/O Double Late Write SigmaRAM 1 2 3 4 5 MoreGSI Technology
GS8171DW36AC18Mb Σ1x1Dp HSTL I/O Double Late Write SigmaRAM 1 2 3 4 5 MoreGSI Technology
GS8170LW3618Mb sigma 1x1Lp CMOS I/O Late Write SigmaRAM 1 2 3 4 5 MoreGSI Technology
GS8170LW36AC18Mb Σ1x1Lp CMOS I/O Late Write SigmaRAM 1 2 3 4 5 MoreGSI Technology
GS8330LW36C36Mb Σ1x1Lp CMOS I/O Late Write SigmaRAM 1 2 3 4 5 MoreGSI Technology
GS8170DD36C18Mb Σ1x2Lp CMOS I/O Double Data Rate SigmaRAM 1 2 3 4 5 MoreGSI Technology
GS8330DW36Double Late Write SigmaRAM 1 2 3 4 5 MoreGSI Technology
GS815018AB1M x 18 512K x 36 18Mb Register-Register Late Write SRAM 1 2 3 4 5 MoreGSI Technology
UPD44433624M-BIT CMOS SYNCHRONOUS FAST STATIC RAM 128K-WORD BY 36-BIT HSTL INTERFACE / REGISTER-REGISTER / LATE WRITE 1 2 3 4 5 MoreNEC
UPD44833628M-BIT CMOS SYNCHRONOUS FAST STATIC RAM 256K-WORD BY 36-BIT HSTL INTERFACE / REGISTER-REGISTER / LATE WRITE 1 2 3 4 5 MoreNEC

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com 2003 - 2017    


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl