Electronic Components Datasheet Search |
|
GS8180QV18D-100I Datasheet(PDF) 10 Page - GSI Technology |
|
GS8180QV18D-100I Datasheet(HTML) 10 Page - GSI Technology |
10 / 32 page GS8180QV18/36D-200/167/133/100* Rev: 2.03 10/2004 10/32 © 2002, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. FLXDrive-II Output Driver Impedance Control HSTL I/O SigmaQuad SRAMs are supplied with programmable impedance output drivers. The ZQ pin must be connected to VSS via an external resistor, RQ, to allow the SRAM to monitor and adjust its output driver impedance. The value of RQ must be 5X the value of the intended line impedance driven by the SRAM. The allowable range of RQ to guarantee impedance matching with a vendor-specified tolerance is between 150 Ω and 300Ω. Periodic readjustment of the output driver impedance is necessary as the impedance is affected by drifts in supply voltage and temperature. A clock cycle counter periodically triggers an impedance evaluation, resets and counts again. Each impedance evaluation may move the output driver impedance level one step at a time towards the optimum level. The output driver is implemented with discrete binary weighted impedance steps. The SRAM requires 32K start-up cycles, selected or deselected, after VDD reaches its operating range to reach its programmed output driver impedance. Burst of 2 Coherency and Pass Through Functions Because the Burst of 2 read and write commands are loaded at the same time, there may be some confusion over what constitutes “coherent” operation. Normally, one would expect a RAM to produce the just-written data when it is read immediately after a write. This is true of the Burst of 2 except in one case, as is illustrated in the following diagram. If the user holds the same address value in a given K clock cycle, loading the same address as a read address and then as a matching write address, the Burst of 2 will read or “Pass-thru” the latest data input, rather than the data from the previously completed write operation. Burst of 2 Coherency and Pass Through Functions Dwg Rev. G DB0 DB1 DD0 DD1 DF0 DF1 DH0 DH1 DI0 QA0 QA1 QC0 QC1 QE0 QE1 71 Write Read OO IO 56 OI 3 Write Read Write C /R /W /BWx Read Write Address OO OI OI OO OO OO Read K /K D Q ?? 5 /C 4 682 719 HI ABCD E F G COHERENT PASS-THRU |
Similar Part No. - GS8180QV18D-100I |
|
Similar Description - GS8180QV18D-100I |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |