Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY7C4205-10AI Datasheet(PDF) 1 Page - Cypress Semiconductor

Part # CY7C4205-10AI
Description  64, 256, 512, 1K, 2K, 4K x 18 Synchronous FIFOs
Download  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C4205-10AI Datasheet(HTML) 1 Page - Cypress Semiconductor

  CY7C4205-10AI Datasheet HTML 1Page - Cypress Semiconductor CY7C4205-10AI Datasheet HTML 2Page - Cypress Semiconductor CY7C4205-10AI Datasheet HTML 3Page - Cypress Semiconductor CY7C4205-10AI Datasheet HTML 4Page - Cypress Semiconductor CY7C4205-10AI Datasheet HTML 5Page - Cypress Semiconductor CY7C4205-10AI Datasheet HTML 6Page - Cypress Semiconductor CY7C4205-10AI Datasheet HTML 7Page - Cypress Semiconductor CY7C4205-10AI Datasheet HTML 8Page - Cypress Semiconductor CY7C4205-10AI Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 25 page
background image
64, 256, 512, 1K, 2K, 4K x 18 Synchronous FIFOs
fax id: 5410
CY7C4425/4205/4215
CY7C4225/4235/4245
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
408-943-2600
April 1995 - Revised August 18, 1997
1CY 7C42 25
Features
• High-speed, low-power, first-in first-out (FIFO)
memories
• 64 x 18 (CY7C4425)
• 256 x 18 (CY7C4205)
• 512 x 18 (CY7C4215)
• 1K x 18 (CY7C4225)
• 2K x 18 (CY7C4235)
• 4K x 18 (CY7C4245)
• High-speed 100-MHz operation (10 ns read/write cycle
time)
• Low power (ICC =45 mA)
• Fully asynchronous and simultaneous read and write
operation
• Empty, Full, Half Full, and Programmable Almost
Empty/Almost Full status flags
• TTL-compatible
• Retransmit function
• Output Enable (OE) pin
• Independent read and write enable pins
• Center power and ground for reduced noise
• Supports free-running 50% duty cycle clock inputs
• Width Expansion Capability
• Depth Expansion Capability
• Space saving 64-pin 10x10 TQFP, and 14x14 TQFP
• 68-pin PLCC
Functional Description
The CY7C42X5 are high-speed, low-power, first-in first-out
(FIFO) memories with clocked read and write interfaces. All
are 18 bits wide and are pin/functionally compatible to
IDT722x5. The CY7C42X5 can be cascaded to increase FIFO
depth. Programmable features include Almost Full/Almost
Empty flags. These FIFOs provide solutions for a wide variety
of data buffering needs, including high-speed data acquisition,
multiprocessor interfaces, and communications buffering.
These FIFOs have 18-bit input and output ports that are con-
trolled by separate clock and enable signals. The input port is
controlled by a free-running clock (WCLK) and a write enable
pin (WEN).
When WEN is asserted, data is written into the FIFO on the
rising edge of the WCLK signal. While WEN is held active, data
is continually written into the FIFO on each cycle. The output
port is controlled in a similar manner by a free-running read
clock (RCLK) and a read enable pin (REN). In addition, the
CY7C42X5 have an output enable pin (OE). The read and
write clocks may be tied together for single-clock operation or
the two clocks may be run independently for asynchronous
read/write applications. Clock frequencies up to 100 MHz are
achievable.
Retransmit and Synchronous Almost Full/Almost Empty flag
features are available on these devices.
Depth expansion is possible using the cascade input (WXI,
RXI), cascade output (WXO, RXO), and First Load (FL) pins.
The WXO and RXO pins are connected to the WXI and RXI
pins of the next device, and the WXO and RXO pins of the last
device should be connected to the WXI and RXI pins of the
first device. The FL pin of the first device is tied to VSS and the
FL pin of all the remaining devices should be tied to VCC.
The CY7C42X5 provides five status pins. These pins are de-
coded to determine one of five states: Empty, Almost Empty,
Half Full, Almost Full, and Full (see
Table 2). The Half Full flag
shares the WXO pin. This flag is valid in the standalone and
width-expansion configurations. In the depth expansion, this
pin provides the expansion out (WXO) information that is used
to signal the next FIFO when it will be activated.
The Empty and Full flags are synchronous, i.e., they change
state relative to either the read clock (RCLK) or the write clock
(WCLK). When entering or exiting the Empty states, the flag is
updated exclusively by the RCLK. The flag denoting Full states
is updated exclusively by WCLK. The synchronous flag archi-
tecture guarantees that the flags will remain valid from one
clock cycle to the next. As mentioned previously, the Almost
Empty/Almost
Full
flags
become
synchronous
if
the
VCC/SMODE is tied to VSS. All configurations are fabricated
using an advanced 0.65
µ N-Well CMOS technology. Input
ESD protection is greater than 2001V, and latch-up is prevent-
ed by the use of guard rings.


Similar Part No. - CY7C4205-10AI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C4205-10AXC CYPRESS-CY7C4205-10AXC Datasheet
689Kb / 25P
   256/512/1K/4K x 18 Synchronous FIFOs
More results

Similar Description - CY7C4205-10AI

ManufacturerPart #DatasheetDescription
logo
AverLogic Technologies ...
AL4CS205 AVERLOGIC-AL4CS205 Datasheet
35Kb / 2P
   256, 512, 1K, 2K, 4K x 18 Synchronous FIFOs
AL4CE205 AVERLOGIC-AL4CE205 Datasheet
35Kb / 2P
   256, 512, 1K, 2K, 4K x 18 Advanced Synchronous FIFOs
logo
Cypress Semiconductor
CY7C4201 CYPRESS-CY7C4201 Datasheet
411Kb / 18P
   64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs
CY7C4421 CYPRESS-CY7C4421_05 Datasheet
545Kb / 19P
   64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs
CY7C4205 CYPRESS-CY7C4205_11 Datasheet
689Kb / 25P
   256/512/1K/4K x 18 Synchronous FIFOs
CY7C4225V CYPRESS-CY7C4225V Datasheet
562Kb / 20P
   64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs
CY7C4421V CYPRESS-CY7C4421V_05 Datasheet
520Kb / 18P
   Low-Voltage 64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs
CY7C4421V CYPRESS-CY7C4421V Datasheet
263Kb / 17P
   Low-Voltage 64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs
logo
AverLogic Technologies ...
AL4CS211 AVERLOGIC-AL4CS211_1 Datasheet
35Kb / 2P
   512, 1K, 2K, 4K, 8K x 9 Synchronous FIFOs
AL4CE211 AVERLOGIC-AL4CE211 Datasheet
34Kb / 2P
   512, 1K, 2K, 4K, 8K x 9 Advanced Synchronous FIFOs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com