Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

74ALVT16899 Datasheet(PDF) 2 Page - NXP Semiconductors

Part # 74ALVT16899
Description  2.5V/3.3V 18-bit latched transceiver with 16-bit parity generator/checker 3-State
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74ALVT16899 Datasheet(HTML) 2 Page - NXP Semiconductors

  74ALVT16899 Datasheet HTML 1Page - NXP Semiconductors 74ALVT16899 Datasheet HTML 2Page - NXP Semiconductors 74ALVT16899 Datasheet HTML 3Page - NXP Semiconductors 74ALVT16899 Datasheet HTML 4Page - NXP Semiconductors 74ALVT16899 Datasheet HTML 5Page - NXP Semiconductors 74ALVT16899 Datasheet HTML 6Page - NXP Semiconductors 74ALVT16899 Datasheet HTML 7Page - NXP Semiconductors 74ALVT16899 Datasheet HTML 8Page - NXP Semiconductors 74ALVT16899 Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 20 page
background image
Philips Semiconductors
Product specification
74ALVT16899
2.5V/3.3V 18-bit latched transceiver with
16-bit parity generator/checker (3-State)
2
1998 Jun 30
853-2090-19651
FEATURES
Symmetrical (A and B bus functions are identical)
Selectable generate parity or ”feed-through” parity for A-to-B and
B-to-A directions
Independent transparent latches for A-to-B and B-to-A directions
Selectable ODD/EVEN parity
Continuously checks parity of both A bus and B bus latches as
ERRA and ERRB
Open-collector ERR output
Ability to simultaneously generate and check parity
Can simultaneously read/latch A and B bus data
Output capability: +64 mA/–32mA
Latch-up protection exceeds 500mA per Jedec Std 17
ESD protection exceeds 2000 V per MIL STD 883 Method 3015
and 200 V per Machine Model
Power up 3-State
Power-up reset
No bus current loading when output is tied to 5 V bus
Live insertion/extraction permitted
Bus-hold data inputs eliminate the need for external pull-up
resistors to hold unused inputs
DESCRIPTION
The 74ALVT16899 is a high-performance BiCMOS product
designed for VCC operation at 2.5V or 3.3V with I/O compatibility up
to 5V.
The 74ALVT16899 is a 16-bit to 16-bit parity transceiver with
separate transparent latches for the A bus and B bus. Either bus
can generate or check parity. The parity bit can be fed-through with
no change or the generated parity can be substituted with the SEL
input.
The 74ALVT16899 features independent latch enables for the A and
B bus latches, a select pin for ODD/EVEN parity, and separate error
signal output pins for checking parity.
FUNCTIONAL DESCRIPTION:
The 74ALVT16899 has three principal modes of operation which are
outlined below. All modes apply to both the A-to-B and B-to-A
directions.
Transparent latch, Generate parity, Check A and B bus parity:
Bus A (B) communicates to Bus B (A), parity is generated and
passed on to the B (A) Bus as BPAR (APAR). If LEA and LEB are
High and the Mode Select (SEL) is Low, the parity generated from
A0-A7 and B0-B7 can be checked and monitored by ERRA and
ERRB. (Fault detection on both input and output buses.)
Transparent latch, Feed-through parity, Check A and B bus
parity:
Bus A (B) communicates to Bus B (A) in a feed-through mode if SEL
is High. Parity is still generated and checked as ERRA and ERRB
and can be used as an interrupt to signal a data/parity bit error to the
CPU.
Latched input, Generate/Feed-through parity, Check A (and B)
bus parity:
Independent latch enables (LEA and LEB) allow other permutations
of:
Transparent latch / 1 bus latched / both buses latched
Feed-through parity / generate parity
Check in bus parity / check out bus parity / check in and out bus
parity
QUICK REFERENCE DATA
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
SYMBOL
PARAMETER
CONDITIONS
Tamb = 25°C; GND = 0V
2.5 V
3.3 V
UNIT
tPLH
tPHL
Propagation delay
An to Bn or Bn to An
CL = 50pF
2.0
2.2
1.5
1.7
ns
tPLH
tPHL
Propagation delay
An to ERRA
CL = 50pF
9.8
7.0
7.8
5.1
ns
CIN
Input capacitance
VI = 0V or VCC
3
3
pF
CI/O
Output capacitance
Outputs disabled; VO = 0V or VCC
9
9
pF
ICCZ
Quiescent supply current
Outputs disabled
40
70
µA
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
OUTSIDE NORTH AMERICA
NORTH AMERICA
DWG NUMBER
56-Pin Plastic SSOP Type III
–40
°C to +85°C
74ALVT16899
AV16899 DL
SOT371-1
56-Pin Plastic TSSOP Type II
–40
°C to +85°C
74ALVT16899 DGG
AV16899 DGG
SOT364-1


Similar Part No. - 74ALVT16899

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
74ALVT16821 PHILIPS-74ALVT16821 Datasheet
94Kb / 13P
   20-bit bus-interface D-type flip-flop; positive-edge trigger 3-State
1998 Feb 13
logo
Nexperia B.V. All right...
74ALVT16821 NEXPERIA-74ALVT16821 Datasheet
218Kb / 16P
   20-bit bus interface D-type flip-flop; positive-edge trigger; 3-state
Rev. 4 - 22 January 2018
logo
NXP Semiconductors
74ALVT16821DGG PHILIPS-74ALVT16821DGG Datasheet
94Kb / 13P
   20-bit bus-interface D-type flip-flop; positive-edge trigger 3-State
1998 Feb 13
logo
Nexperia B.V. All right...
74ALVT16821DGG NEXPERIA-74ALVT16821DGG Datasheet
218Kb / 16P
   20-bit bus interface D-type flip-flop; positive-edge trigger; 3-state
Rev. 4 - 22 January 2018
logo
NXP Semiconductors
74ALVT16821DL PHILIPS-74ALVT16821DL Datasheet
94Kb / 13P
   20-bit bus-interface D-type flip-flop; positive-edge trigger 3-State
1998 Feb 13
More results

Similar Description - 74ALVT16899

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
74ABT16899 PHILIPS-74ABT16899 Datasheet
105Kb / 16P
   18-bit latched transceiver with 16-bit parity generator/checker 3-State
1998 Feb 25
74ABT899 PHILIPS-74ABT899 Datasheet
123Kb / 16P
   9-bit dual latch transceiver with 8-bit parity generator/checker 3-State
1998 Jan 16
74ABT833 PHILIPS-74ABT833 Datasheet
57Kb / 11P
   Octal transceiver with parity generator/checker 3-State
1993 Jun 21
74ABT657 PHILIPS-74ABT657 Datasheet
62Kb / 11P
   Octal transceiver with parity generator/checker 3-State
1995 Dec 11
logo
Motorola, Inc
MC74F657A MOTOROLA-MC74F657A Datasheet
124Kb / 5P
   OCTAL BIDIRECTIONAL TRANSCEIVER WITH 8-BIT PARITY GENERATOR CHECKER (3-STATE OUTPUTS)
logo
NXP Semiconductors
74ABT657 NXP-74ABT657 Datasheet
112Kb / 17P
   Octal transceiver with parity generator/checker; 3-state
Rev. 03-15 March 2010
74ABT853 PHILIPS-74ABT853 Datasheet
82Kb / 7P
   8-bit transceiver with 9-bit parity checker/ generator and flag latch 3-State
1995 Sep 06
logo
Fairchild Semiconductor
74ABT899 FAIRCHILD-74ABT899 Datasheet
128Kb / 16P
   9-Bit Latchable Transceiver with Parity Generator/Checker
74ACT899 FAIRCHILD-74ACT899 Datasheet
78Kb / 9P
   9-Bit Latchable Transceiver with Parity Generator/Checker
logo
Aeroflex Circuit Techno...
UT54ACTS899 AEROFLEX-UT54ACTS899 Datasheet
171Kb / 17P
   9-bit Latchable Transceiver with Parity Generator/Checker
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com