Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IC41C4100-60JI Datasheet(PDF) 5 Page - Integrated Circuit Solution Inc

Part # IC41C4100-60JI
Description  1Mx4 bit Dynamic RAM with EDO Page Mode
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ICSI [Integrated Circuit Solution Inc]
Direct Link  http://www.icsi.com.tw
Logo ICSI - Integrated Circuit Solution Inc

IC41C4100-60JI Datasheet(HTML) 5 Page - Integrated Circuit Solution Inc

  IC41C4100-60JI Datasheet HTML 1Page - Integrated Circuit Solution Inc IC41C4100-60JI Datasheet HTML 2Page - Integrated Circuit Solution Inc IC41C4100-60JI Datasheet HTML 3Page - Integrated Circuit Solution Inc IC41C4100-60JI Datasheet HTML 4Page - Integrated Circuit Solution Inc IC41C4100-60JI Datasheet HTML 5Page - Integrated Circuit Solution Inc IC41C4100-60JI Datasheet HTML 6Page - Integrated Circuit Solution Inc IC41C4100-60JI Datasheet HTML 7Page - Integrated Circuit Solution Inc IC41C4100-60JI Datasheet HTML 8Page - Integrated Circuit Solution Inc IC41C4100-60JI Datasheet HTML 9Page - Integrated Circuit Solution Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 21 page
background image
IC41C4100
IC41LV4100
Integrated Circuit Solution Inc.
5
DR027-0A 09/05/2001
Functional Description
The IC41C4100 and IC41LV4100 is a CMOS DRAM
optimized for high-speed bandwidth, low power applica-
tions. During READ or WRITE cycles, each bit is uniquely
addressed through the 20 address bits. These are entered
10 bits (A0-A9) at a time. The row address is latched by the
Row Address Strobe (
RAS). The column address is latched
by the Column Address Strobe (
CAS) .
Memory Cycle
A memory cycle is initiated by bring
RAS LOW and it is
terminated by returning both
RAS and CAS HIGH. To
ensures proper device operation and data integrity any
memory cycle, once initiated, must not be ended or
aborted before the minimum tRAS time has expired. A new
cycle must not be initiated until the minimum precharge
time tRP, tCP has elapsed.
Read Cycle
A read cycle is initiated by the falling edge of
CAS or OE,
whichever occurs last, while holding
WE HIGH. The
column address must be held for a minimum time specified
by tAR. Data Out becomes valid only when tRAC, tAA, tCAC
and tOE are all satisfied. As a result, the access time is
dependent on the timing relationships between these
parameters.
Write Cycle
A write cycle is initiated by the falling edge of
CAS and
WE, whichever occurs last. The input data must be valid
at or before the falling edge of
CAS or WE, whichever
occurs first.
Refresh Cycle
To retain data, 1024 refresh cycles are required in each
16 ms period. There are two ways to refresh the memory.
1. By clocking each of the 1024 row addresses (A0 through
A9) with
RAS at least once every 16 ms. Any read, write,
read-modify-write or
RAS-only cycle refreshes the ad-
dressed row.
2. Using a
CAS-before-RAS refresh cycle. CAS-before-
RAS refresh is activated by the falling edge of RAS,
while holding
CAS LOW. In CAS-before-RAS refresh
cycle, an internal 10-bit counter provides the row
ad-
dresses and the external address inputs are ignored.
CAS-before-RAS is a refresh-only mode and no data
access or device selection is allowed. Thus, the output
remains in the High-Z state during the cycle.
Extended Data Out Page Mode
EDO page mode operation permits all 1024 columns within
a selected row to be randomly accessed at a high data rate.
In EDO page mode read cycle, the data-out is held to the
next
CAS cycle’s falling edge, instead of the rising edge.
For this reason, the valid data output time in EDO page
mode is extended compared with the fast page mode. In
the fast page mode, the valid data output time becomes
shorter as the
CAS cycle time becomes shorter. Therefore,
in EDO page mode, the timing margin in read cycle is
larger than that of the fast page mode even if the
CAS cycle
time becomes shorter.
In EDO page mode, due to the extended data function, the
CAS cycle time can be shorter than in the fast page mode
if the timing margin is the same.
The EDO page mode allows both read and write opera-
tions during one
RAS cycle, but the performance is
equivalent to that of the fast page mode in that case.
Power-On
After application of the VCC supply, an initial pause of
200 µs is required followed by a minimum of eight initial-
ization cycles (any combination of cycles containing a
RAS signal).
During power-on, it is recommended that
RAS track with
VCC or be held at a valid VIH to avoid current surges.


Similar Part No. - IC41C4100-60JI

ManufacturerPart #DatasheetDescription
logo
Integrated Circuit Solu...
IC41C4105 ICSI-IC41C4105 Datasheet
505Kb / 17P
   1Mx4 bit Dynamic RAM with Fast Page Mode
IC41C4105-35J ICSI-IC41C4105-35J Datasheet
505Kb / 17P
   1Mx4 bit Dynamic RAM with Fast Page Mode
IC41C4105-35T ICSI-IC41C4105-35T Datasheet
505Kb / 17P
   1Mx4 bit Dynamic RAM with Fast Page Mode
IC41C4105-50J ICSI-IC41C4105-50J Datasheet
505Kb / 17P
   1Mx4 bit Dynamic RAM with Fast Page Mode
IC41C4105-50T ICSI-IC41C4105-50T Datasheet
505Kb / 17P
   1Mx4 bit Dynamic RAM with Fast Page Mode
More results

Similar Description - IC41C4100-60JI

ManufacturerPart #DatasheetDescription
logo
Integrated Circuit Solu...
IC41C4105 ICSI-IC41C4105 Datasheet
505Kb / 17P
   1Mx4 bit Dynamic RAM with Fast Page Mode
IC41SV4105 ICSI-IC41SV4105 Datasheet
300Kb / 17P
   1Mx4 bit Dynamic RAM with Fast Page Mode
IC41UV4105 ICSI-IC41UV4105 Datasheet
181Kb / 17P
   1Mx4 bit Dynamic RAM with Fast Page Mode
IC41C4400X ICSI-IC41C4400X Datasheet
236Kb / 20P
   4Mx4 bit Dynamic RAM with EDO Page Mode
IC41C16256 ICSI-IC41C16256 Datasheet
208Kb / 21P
   256Kx16 bit Dynamic RAM with EDO Page Mode
IC41C82002S ICSI-IC41C82002S Datasheet
493Kb / 19P
   2Mx8 bit Dynamic RAM with EDO Page Mode
IC41C1664 ICSI-IC41C1664 Datasheet
276Kb / 21P
   64K x 16 bit Dynamic RAM with EDO Page Mode
IC41C8512 ICSI-IC41C8512 Datasheet
232Kb / 21P
   512K x 8 bit Dynamic RAM with EDO Page Mode
logo
Integrated Silicon Solu...
IS41LV16400 ISSI-IS41LV16400 Datasheet
143Kb / 19P
   4Mx16 (64-MBIT) DYNAMIC RAM WITH EDO PAGE MODE
logo
Taiwan Memory Technolog...
T2316162A TMT-T2316162A Datasheet
139Kb / 13P
   1024K x 16 DYNAMIC RAM EDO PAGE MODE?
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com