Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IS42S16800A1 Datasheet(PDF) 5 Page - Integrated Silicon Solution, Inc

Part # IS42S16800A1
Description  8Meg x16 128-MBIT SYNCHRONOUS DRAM
Download  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ISSI [Integrated Silicon Solution, Inc]
Direct Link  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS42S16800A1 Datasheet(HTML) 5 Page - Integrated Silicon Solution, Inc

  IS42S16800A1 Datasheet HTML 1Page - Integrated Silicon Solution, Inc IS42S16800A1 Datasheet HTML 2Page - Integrated Silicon Solution, Inc IS42S16800A1 Datasheet HTML 3Page - Integrated Silicon Solution, Inc IS42S16800A1 Datasheet HTML 4Page - Integrated Silicon Solution, Inc IS42S16800A1 Datasheet HTML 5Page - Integrated Silicon Solution, Inc IS42S16800A1 Datasheet HTML 6Page - Integrated Silicon Solution, Inc IS42S16800A1 Datasheet HTML 7Page - Integrated Silicon Solution, Inc IS42S16800A1 Datasheet HTML 8Page - Integrated Silicon Solution, Inc IS42S16800A1 Datasheet HTML 9Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 63 page
background image
Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774
5
Rev.
00B
0
5/01/06
ISSI®
IS42S16800A1
Power On and Initialization
The default power on state of the mode register is supplier specific and may be undefined. The following power on and initializa-
tion sequence guarantees the device is preconditioned to each users specific needs.
Like a conventional DRAM, the Synchronous DRAM must be powered up and initialized in a predefined manner. During power
on, all VDD and VDDQ pins must be built up simultaneously to the specified voltage when the input signals are held in the “NOP”
state. The power on voltage must not exceed VDD+0.3V on any of the input pins or VDD supplies. The CK signal must be started
at the same time. After power on, an initial pause of 200µs is required followed by a precharge of all banks using the precharge
command. To prevent data contention on the DQ bus during power on, it is required that the DQM and CKE pins be held high
during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to ini-
tialize the Mode Register. A minimum of two Auto Refresh cycles (CBR) are also required. These may be done before or after
programming the Mode Register. Failure to follow these steps may lead to unpredictable start-up modes.
Programming the Mode Register
For application flexibility, CAS latency, burst length, burst sequence, and operation type are user defined variables and must be
programmed into the SDRAM Mode Register with a single Mode Register Set Command. Any content of the Mode Register can
be altered by re-executing the Mode Register Set Command. If the user chooses to modify only a subset of the Mode Register
variables, all four variables must be redefined when the Mode Register Set Command is issued.
After initial power up, the Mode Register Set Command must be issued before read or write cycles may begin. All banks must
be in a precharged state and CKE must be high at least one cycle before the Mode Register Set Command can be issued. The
Mode Register Set Command is activated by the low signals of RAS, CAS, CS, and WE at the positive edge of the clock. The
address input data during this cycle defines the parameters to be set as shown in the Mode Register Operation table. A new
command may be issued following the mode register set command once a delay equal to tRSC has elapsed.
CAS Latency
The CAS latency is a parameter that is used to define the delay from when a Read Command is registered on a rising clock
edge to when the data from that Read Command becomes available at the outputs. The CAS latency is expressed in terms of
clock cycles and can have a value of 2 or 3 cycles. The value of the CAS latency is determined by the speed grade of the
device and the clock frequency that is used in the application. A table showing the relationship between the CAS latency, speed
grade, and clock frequency appears in the Electrical Characteristics section of this document. Once the appropriate CAS
latency has been selected it must be programmed into the mode register after power up, for an explanation of this procedure
see Programming the Mode Register in the previous section.


Similar Part No. - IS42S16800A1

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS42S16800A ISSI-IS42S16800A Datasheet
540Kb / 61P
   16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
logo
Integrated Circuit Solu...
IS42S16800A ICSI-IS42S16800A Datasheet
556Kb / 66P
   16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
IS42S16800A-10B ICSI-IS42S16800A-10B Datasheet
556Kb / 66P
   16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
IS42S16800A-10BI ICSI-IS42S16800A-10BI Datasheet
556Kb / 66P
   16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
logo
Integrated Silicon Solu...
IS42S16800A-10T ISSI-IS42S16800A-10T Datasheet
540Kb / 61P
   16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
More results

Similar Description - IS42S16800A1

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS45S16800B ISSI-IS45S16800B Datasheet
571Kb / 59P
   16Meg x 8, 8Meg x16 128-MBIT SYNCHRONOUS DRAM
IS42S16800B ISSI-IS42S16800B Datasheet
563Kb / 60P
   16Meg x 8, 8Meg x16 128-MBIT SYNCHRONOUS DRAM
IS42S81600D ISSI-IS42S81600D Datasheet
567Kb / 62P
   16Meg x 8, 8Meg x16 128-MBIT SYNCHRONOUS DRAM
42S16800A ISSI-42S16800A Datasheet
540Kb / 61P
   16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
logo
Integrated Circuit Solu...
IS42LS81600A ICSI-IS42LS81600A Datasheet
556Kb / 66P
   16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
logo
Qimonda AG
HYB39S128400F QIMONDA-HYB39S128400F Datasheet
1Mb / 21P
   128-MBit Synchronous DRAM
logo
Infineon Technologies A...
HYB39S128400CT INFINEON-HYB39S128400CT Datasheet
470Kb / 51P
   128-MBit Synchronous DRAM
logo
Qimonda AG
HYB39SC128800FE QIMONDA-HYB39SC128800FE Datasheet
1Mb / 20P
   128-MBit Synchronous DRAM
logo
Infineon Technologies A...
HYB39L128160AC INFINEON-HYB39L128160AC Datasheet
938Kb / 49P
   128-MBIT SYNCHRONOUS LOW-POWER DRAM
2003-02
logo
Integrated Silicon Solu...
IS42S32400D ISSI-IS42S32400D Datasheet
479Kb / 60P
   4Meg x 32 128-MBIT SYNCHRONOUS DRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com