Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IS61NLP51236-250B3I Datasheet(PDF) 1 Page - Integrated Silicon Solution, Inc

Part # IS61NLP51236-250B3I
Description  256K x 72, 512K x 36 and 1M x 18 18Mb, PIPELINE (NO WAIT) STATE BUS SRAM
Download  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ISSI [Integrated Silicon Solution, Inc]
Direct Link  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS61NLP51236-250B3I Datasheet(HTML) 1 Page - Integrated Silicon Solution, Inc

  IS61NLP51236-250B3I Datasheet HTML 1Page - Integrated Silicon Solution, Inc IS61NLP51236-250B3I Datasheet HTML 2Page - Integrated Silicon Solution, Inc IS61NLP51236-250B3I Datasheet HTML 3Page - Integrated Silicon Solution, Inc IS61NLP51236-250B3I Datasheet HTML 4Page - Integrated Silicon Solution, Inc IS61NLP51236-250B3I Datasheet HTML 5Page - Integrated Silicon Solution, Inc IS61NLP51236-250B3I Datasheet HTML 6Page - Integrated Silicon Solution, Inc IS61NLP51236-250B3I Datasheet HTML 7Page - Integrated Silicon Solution, Inc IS61NLP51236-250B3I Datasheet HTML 8Page - Integrated Silicon Solution, Inc IS61NLP51236-250B3I Datasheet HTML 9Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 35 page
background image
Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774
1
Rev. G
07/10/06
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418
ISSI®
Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability
arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any
published information and before placing orders for products.
FEATURES
• 100 percent bus utilization
• No wait cycles between Read and Write
• Internal self-timed write cycle
• Individual Byte Write Control
• Single R/W (Read/Write) control pin
• Clock controlled, registered address,
data and control
• Interleaved or linear burst sequence control using
MODE input
• Three chip enables for simple depth expansion
and address pipelining
• Power Down mode
• Common data inputs and data outputs
CKE pin to enable clock and suspend operation
• JEDEC 100-pin TQFP, 165-ball PBGA and 209-
ball (x72) PBGA packages
• Power supply:
NVP: VDD 2.5V (± 5%), VDDQ 2.5V (± 5%)
NLP: VDD 3.3V (± 5%), VDDQ 3.3V/2.5V (± 5%)
• JTAG Boundary Scan for PBGA packages
• Industrial temperature available
• Lead-free available
DESCRIPTION
The 18 Meg 'NLP/NVP' product family feature high-speed,
low-power synchronous static RAMs designed to provide
a burstable, high-performance, 'no wait' state, device for
networking and communications applications. They are
organized as 256K words by 72 bits, 512K words
by 36 bits and 1M words by 18 bits, fabricated with
ISSI's
advanced CMOS technology.
Incorporating a 'no wait' state feature, wait cycles are
eliminated when the bus switches from read to write, or
write to read. This device integrates a 2-bit burst counter,
high-speed SRAM core, and high-drive capability outputs
into a single monolithic circuit.
All synchronous inputs pass through registers are controlled
by a positive-edge-triggered single clock input. Operations
may be suspended and all synchronous inputs ignored
when Clock Enable,
CKE is HIGH. In this state the internal
device will hold their previous values.
All Read, Write and Deselect cycles are initiated by the
ADV input. When the ADV is HIGH the internal burst
counter is incremented. New external addresses can be
loaded when ADV is LOW.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock inputs and when
WE is LOW.
Separate byte enables allow individual bytes to be written.
A burst mode pin (MODE) defines the order of the burst
sequence. When tied HIGH, the interleaved burst sequence
is selected. When tied LOW, the linear burst sequence is
selected.
256K x 72, 512K x 36 and 1M x 18
18Mb, PIPELINE 'NO WAIT' STATE
BUS SRAM
JULY 2006
FAST ACCESS TIME
Symbol
Parameter
-250
-200
Units
tKQ
Clock Access Time
2.6
3.1
ns
tKC
Cycle Time
4
5
ns
Frequency
250
200
MHz


Similar Part No. - IS61NLP51236-250B3I

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS61NLP51218 ISSI-IS61NLP51218 Datasheet
157Kb / 20P
   256K x 32, 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM
IS61NLP51218A ISSI-IS61NLP51218A Datasheet
261Kb / 37P
   256K x 36 and 512K x 18 9Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLP51218A-200B2 ISSI-IS61NLP51218A-200B2 Datasheet
261Kb / 37P
   256K x 36 and 512K x 18 9Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLP51218A-200B2I ISSI-IS61NLP51218A-200B2I Datasheet
261Kb / 37P
   256K x 36 and 512K x 18 9Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLP51218A-200B3 ISSI-IS61NLP51218A-200B3 Datasheet
261Kb / 37P
   256K x 36 and 512K x 18 9Mb, PIPELINE (NO WAIT) STATE BUS SRAM
More results

Similar Description - IS61NLP51236-250B3I

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS61NVVP25672 ISSI-IS61NVVP25672 Datasheet
160Kb / 29P
   256K x 72 and 512K x 36, 18Mb PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLF25672 ISSI-IS61NLF25672 Datasheet
251Kb / 35P
   256K x 72, 512K x 36 and 1M x 18 18Mb, FLOW THROUGH (NO WAIT) STATE BUS SRAM
IS61NP25632 ISSI-IS61NP25632 Datasheet
157Kb / 20P
   256K x 32, 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM
IS61NLP25636A ISSI-IS61NLP25636A Datasheet
261Kb / 37P
   256K x 36 and 512K x 18 9Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLP12832A ISSI-IS61NLP12832A Datasheet
200Kb / 29P
   128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLF25636A ISSI-IS61NLF25636A Datasheet
236Kb / 37P
   256K x 36 and 512K x 18 9Mb, FLOW THROUGH (NO WAIT) STATE BUS SRAM
logo
GSI Technology
GS816218B GSI-GS816218B Datasheet
1Mb / 41P
   1M x 18, 512K x 36, 256K x 72 18Mb Sync Burst SRAMs
logo
Integrated Silicon Solu...
IS61NSCS25672 ISSI-IS61NSCS25672 Datasheet
182Kb / 32P
   RAM 256K x 72, 512K x 36 18Mb Synchronous SRAM
IS61NLP6432A ISSI-IS61NLP6432A Datasheet
130Kb / 21P
   64K x 32, 64K x 36, and 128K x 18 2Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLF12836A ISSI-IS61NLF12836A Datasheet
194Kb / 27P
   128K x 36 and 256K x 18 4Mb, FLOW THROUGH (NO WAIT) STATE BUS SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com