Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IS61VPS25618A-200B3 Datasheet(PDF) 1 Page - Integrated Silicon Solution, Inc

Part # IS61VPS25618A-200B3
Description  128K x 32, 128K x 36, 256K x 18 4 Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC RAM
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ISSI [Integrated Silicon Solution, Inc]
Direct Link  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS61VPS25618A-200B3 Datasheet(HTML) 1 Page - Integrated Silicon Solution, Inc

  IS61VPS25618A-200B3 Datasheet HTML 1Page - Integrated Silicon Solution, Inc IS61VPS25618A-200B3 Datasheet HTML 2Page - Integrated Silicon Solution, Inc IS61VPS25618A-200B3 Datasheet HTML 3Page - Integrated Silicon Solution, Inc IS61VPS25618A-200B3 Datasheet HTML 4Page - Integrated Silicon Solution, Inc IS61VPS25618A-200B3 Datasheet HTML 5Page - Integrated Silicon Solution, Inc IS61VPS25618A-200B3 Datasheet HTML 6Page - Integrated Silicon Solution, Inc IS61VPS25618A-200B3 Datasheet HTML 7Page - Integrated Silicon Solution, Inc IS61VPS25618A-200B3 Datasheet HTML 8Page - Integrated Silicon Solution, Inc IS61VPS25618A-200B3 Datasheet HTML 9Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 26 page
background image
Integrated Silicon Solution, Inc. — 1-800-379-4774
1
Rev. 00A
10/07/04
ISSI®
Copyright © 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability
arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any
published information and before placing orders for products.
IS61(64)LPS12832A
IS61(64)LPS12836A IS61(64)VPS12836A
IS61(64)LPS25618A IS61(64)VPS25618A
FEATURES
• Internal self-timed write cycle
• Individual Byte Write Control and Global Write
• Clock controlled, registered address, data and
control
• Burst sequence control using MODE input
• Three chip enable option for simple depth
expansion and address pipelining
• Common data inputs and data outputs
• Auto Power-down during deselect
• Single cycle deselect
• Snooze MODE for reduced-power standby
• Power Supply
LPS: VDD 3.3V + 5%, VDDQ 3.3V/2.5V + 5%
VPS: VDD 2.5V + 5%, VDDQ 2.5V + 5%
• JEDEC 100-Pin TQFP, 119-ball PBGA, and
165-ball PBGA packages
• Automotive temperature available
• Lead Free available
DESCRIPTION
The
ISSIIS61(64)LPS12832A,IS61(64)LPS/VPS12836A
and IS61(64)LPS/VPS25618A are high-speed, low-power
synchronous static RAMs designed to provide burstable,
high-performance memory for communication and network-
ing applications. The IS61(64)LPS12832A is organized as
131,072 words by 32 bits. The IS61(64)LPS/VPS12836A
is organized as 131,072 words by 36 bits. The IS61(64)LPS/
VPS25618A is organized as 262,144 words by 18 bits.
Fabricated with
ISSI's advanced CMOS technology, the
device integrates a 2-bit burst counter, high-speed SRAM
core, and high-drive capability outputs into a single mono-
lithic circuit. All synchronous inputs pass through regis-
ters controlled by a positive-edge-triggered single clock
input.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock input. Write cycles can be one
to four bytes wide as controlled by the write control inputs.
Separate byte enables allow individual bytes to be written.
The byte write operation is performed by using the byte
write enable (
BWE) input combined with one or more
individual byte write signals (
BWx). In addition, Global
Write (
GW) is available for writing all bytes at one time,
regardless of the byte write controls.
Bursts can be initiated with either
ADSP (Address Status
Processor) or
ADSC (Address Status Cache Controller)
input pins. Subsequent burst addresses can be generated
internally and controlled by the
ADV (burst address
advance) input pin.
The mode pin is used to select the burst sequence order,
Linear burst is achieved when this pin is tied LOW.
Interleave burst is achieved when this pin is tied HIGH or
left floating.
128K x 32, 128K x 36, 256K x 18
4 Mb SYNCHRONOUS PIPELINED,
SINGLE CYCLE DESELECT STATIC RAM
PRELIMINARY INFORMATION
FEBRUARY 2005
FAST ACCESS TIME
Symbol
Parameter
250
200
Units
tKQ
Clock Access Time
2.6
3.1
ns
tKC
Cycle Time
4
5
ns
Frequency
250
200
MHz


Similar Part No. - IS61VPS25618A-200B3

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS61VPS25618EC-200B2 ISSI-IS61VPS25618EC-200B2 Datasheet
2Mb / 36P
   128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT SRAM
IS61VPS25618EC-200B2I ISSI-IS61VPS25618EC-200B2I Datasheet
2Mb / 36P
   128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT SRAM
IS61VPS25618EC-200B2L ISSI-IS61VPS25618EC-200B2L Datasheet
2Mb / 36P
   128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT SRAM
IS61VPS25618EC-200B2LI ISSI-IS61VPS25618EC-200B2LI Datasheet
2Mb / 36P
   128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT SRAM
IS61VPS25618EC-200B3 ISSI-IS61VPS25618EC-200B3 Datasheet
2Mb / 36P
   128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT SRAM
More results

Similar Description - IS61VPS25618A-200B3

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS61LPS51218A ISSI-IS61LPS51218A_12 Datasheet
803Kb / 35P
   256K x 36, 256K x 32, 512K x 18 9 Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC RAM
IS61LF12832A ISSI-IS61LF12832A Datasheet
166Kb / 25P
   128K x 32, 128K x 36, 256K x 18 4 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61VPS25636A ISSI-IS61VPS25636A Datasheet
209Kb / 32P
   256K x 36, 512K x 18 9 Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC RAM
IS61VPD25636A ISSI-IS61VPD25636A Datasheet
208Kb / 32P
   256K x 36, 512K x 18 9 Mb SYNCHRONOUS PIPELINED, DOUBLE CYCLE DESELECT STATIC RAM
IS61SPD25632T ISSI-IS61SPD25632T Datasheet
154Kb / 22P
   256K x 32, 256K x 36, 512K x 18 SYNCHRONOUS PIPELINE, DOUBLE-CYCLE DESELECT STATIC RAM
IS61VPS25672A ISSI-IS61VPS25672A Datasheet
220Kb / 34P
   256K x 72, 512K x 36, 1024K x 18 18Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC RAM
logo
Integrated Circuit Solu...
IS61SP12836 ICSI-IS61SP12836 Datasheet
475Kb / 14P
   128K x 36 SYNCHRONOUS PIPELINED STATIC RAM
logo
List of Unclassifed Man...
IS61SP12832 ETC-IS61SP12832 Datasheet
490Kb / 14P
   128K x 32 SYNCHRONOUS PIPELINED STATIC RAM
logo
Motorola, Inc
MCM63Z736 MOTOROLA-MCM63Z736 Datasheet
220Kb / 20P
   128K x 36 and 256K x 18 Bit Pipelined ZBT RAM Synchronous Fast Static RAM
MCM63P737K MOTOROLA-MCM63P737K Datasheet
395Kb / 20P
   128K x 36 and 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com