 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
COP225C Datasheet(PDF) 6 Page - National Semiconductor (TI) |
|
|
||||||||||||||||||||||||||||||
COP225C Datasheet(HTML) 6 Page - National Semiconductor (TI) |
|
|
6 / 24 page  Pin Descriptions Pin Description L7 – L0 8-bit bidirectional port with TRI-STATE G3 – G0 4-bit bidirectional IO port D3 – D0 4-bit output port IN3 – IN0 4-bit input port (28 pin package only) SI Serial input or counter input SO Serial or general purpose output Pin Description SK Logic controlled clock output CKI Chip oscillator input CKO Oscillator output HALT IO port or general purpose input RESET Reset input VCC Most positive power supply GND Ground Functional Description The internal architecture is shown in Figure 1 Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implement- ing the instruction set of the device Positive logic is used When a bit is set it is a logic ‘‘1’’ when a bit is reset it is a logic ‘‘0’’ Caution The output options available on the COP224C225C226C and COP244C245C are not the same as those available on the COP324C325C326C COP344C345C COP424C 425C426C and COP444C445C Options not available on the COP224C225C226C and COP244C245C are Option 2 value 2 Option 4 value 0 Option 5 value 1 Option 9 value 0 Option 17 value 1 Option 30 Dual Clock all values Op- tion 32 MicrobusTM all values Option 33 values 2 4 and 6 Option 34 all values and Option 35 all values PROGRAM MEMORY Program Memory consists of ROM 1024 bytes for the COP224C225C226C and 2048 bytes for the COP244C 245C These bytes of ROM may be program instructions constants or ROM addressing data ROM addressing is accomplished by an 11-bit PC register which selects one of the 8-bit words contained in ROM A new address is loaded into the PC register during each in- struction cycle Unless the instruction is a transfer of control instruction the PC register is loaded with the next sequen- tial 11-bit binary count value Three levels of subroutine nesting are implemented by a three level deep stack Each subroutine call or interrupt pushes the next PC address into the stack Each return pops the stack back into the PC register DATA MEMORY Data memory consists of a 512-bit RAM for the COP244C 245C organized as 8 data registers of 16 c 4-bit digits RAM addressing is implemented by a 7-bit B register whose upper 3 bits (Br) select 1 of 8 data registers and lower 4 bits (Bd) select 1 of 16 4-bit digits in the selected data register Data memory consists of a 256-bit RAM for the COP224C 225C226C organized as 4 data registers of 16 c 4-bits digits The B register is 6 bits long Upper 2 bits (Br) select 1 of 4 data registers and lower 4 bits (Bd) select 1 of 16 4-bit digits in the selected data register While the 4-bit contents of the selected RAM digit (M) are usually loaded into or from or exchanged with the A register (accumulator) it may also be loaded into or from the Q latches or T counter or loaded from the L ports RAM addressing may also be performed directly by the LDD and XAD instructions based upon the immediate operand field of these instructions The Bd register also serves as a source register for 4-bit data sent directly to the D outputs INTERNAL LOGIC The processor contains its own 4-bit A register (accumula- tor) which is the source and destination register for most IO arithmetic logic and data memory access operations It can also be used to load the Br and Bd portions of the B regis- ter to load and input 4 bits of the 8-bit Q latch or T counter to input 4 bits of L IO ports data to input 4-bit G or IN ports and to perform data exchanges with the SIO register A 4-bit adder performs the arithmetic and logic functions storing the results in A It also outputs a carry bit to the 1-bit C register most often employed to indicate arithmetic over- flow The C register in conjunction with the XAS instruction and the EN register also serves to control the SK output The 8-bit T counter is a binary up counter which can be loaded to and from M and A using CAMT and CTMA instruc- tions This counter may be operated in two modes depend- ing on a mask-programmable option as a timer or as an external event counter When the T counter overflows an 6 |
Similar Part No. - COP225C |
|
Similar Description - COP225C |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
