Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

W3EG128M72ETSU335D3 Datasheet(PDF) 6 Page - White Electronic Designs Corporation

Part # W3EG128M72ETSU335D3
Description  1GB - 128Mx72 DDR SDRAM UNBUFFERED ECC w/PLL
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WEDC [White Electronic Designs Corporation]
Direct Link  http://www.whiteedc.com
Logo WEDC - White Electronic Designs Corporation

W3EG128M72ETSU335D3 Datasheet(HTML) 6 Page - White Electronic Designs Corporation

Back Button W3EG128M72ETSU335D3 Datasheet HTML 2Page - White Electronic Designs Corporation W3EG128M72ETSU335D3 Datasheet HTML 3Page - White Electronic Designs Corporation W3EG128M72ETSU335D3 Datasheet HTML 4Page - White Electronic Designs Corporation W3EG128M72ETSU335D3 Datasheet HTML 5Page - White Electronic Designs Corporation W3EG128M72ETSU335D3 Datasheet HTML 6Page - White Electronic Designs Corporation W3EG128M72ETSU335D3 Datasheet HTML 7Page - White Electronic Designs Corporation W3EG128M72ETSU335D3 Datasheet HTML 8Page - White Electronic Designs Corporation W3EG128M72ETSU335D3 Datasheet HTML 9Page - White Electronic Designs Corporation W3EG128M72ETSU335D3 Datasheet HTML 10Page - White Electronic Designs Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 14 page
background image
W3EG128M72ETSU-D3
-JD3
-AJD3
6
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
January 2005
Rev. 0
ADVANCED
IDD1 : OPERATING CURRENT : ONE BANK
1.
Typical Case : VCC=2.5V, T=25°C
2.
Worst Case : VCC=2.7V, T=10°C
3.
Only one bank is accessed with tRC (min), Burst
Mode, Address and Control inputs on NOP edge
are changing once per clock cycle. IOUT = 0mA
4.
Timing Patterns :
DDR200 (100 MHz, CL=2) : tCK=10ns, CL2,
BL=4, tRCD=2*tCK, tRAS=5*tCK
Read : A0 N R0 N N P0 N A0 N - repeat the
same timing with random address changing;
50% of data changing at every burst
DDR266 (133MHz, CL=2.5) : tCK=7.5ns,
CL=2.5, BL=4, tRCD=3*tCK, tRC=9*tCK, tRAS=5*tCK
Read : A0 N N R0 N P0 N N N A0 N - repeat
the same timing with random address
changing; 50% of data changing at every burst
DDR266 (133MHz, CL=2) : tCK=7.5ns, CL=2,
BL=4, tRCD=3*tCK, tRC=9*tCK, tRAS=5*tCK
Read : A0 N N R0 N P0 N N N A0 N - repeat
the same timing with random address
changing; 50% of data changing at every burst
DDR333 (166MHz, CL=2.5) : tCK=6ns, BL=4,
tRCD=10*tCK, tRAS=7*tCK
Read : A0 N N R0 N P0 N N N A0 N - repeat
the same timing with random address
changing; 50% of data changing at every burst
DDR400 (200MHz, CL=3) : tCK=5ns, BL=4,
tRCD=15*tCK, tRAS=7*tCK
Read : A0 N N R0 N P0 N N N A0 N - repeat
the same timing with random address
changing; 50% of data changing at every burst
IDD7A : OPERATING CURRENT : FOUR BANKS
1.
Typical Case : VCC=2.5V, T=25°C
2.
Worst Case : VCC=2.7V, T=10°C
3.
Four banks are being interleaved with tRC (min),
Burst Mode, Address and Control inputs on NOP
edge are not changing. Iout=0mA
4.
Timing Patterns :
DDR200 (100 MHz, CL=2) : tCK=10ns, CL2,
BL=4, tRRD=2*tCK, tRCD=3*tCK, Read with
Autoprecharge
Read : A0 N A1 R0 A2 R1 A3 R2 A0 R3 A1 R0
- repeat the same timing with random address
changing; 100% of data changing at every
burst
DDR266 (133MHz, CL=2.5) : tCK=7.5ns,
CL=2.5, BL=4, tRRD=3*tCK, tRCD=3*tCK
Read with Autoprecharge
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N
A1 R0 - repeat the same timing with random
address changing; 100% of data changing at
every burst
DDR266 (133MHz, CL=2) : tCK=7.5ns, CL2=2,
BL=4, tRRD=2*tCK, tRCD=2*tCK
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N
A1 R0 - repeat the same timing with random
address changing; 100% of data changing at
every burst
DDR333 (166MHz, CL=2.5) : tCK=6ns,
BL=4, tRRD=3*tCK, tRCD=3*tCK, Read with
Autoprecharge
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N
A1 R0 - repeat the same timing with random
address changing; 100% of data changing at
every burst
DDR400 (200MHz, CL=3) : tCK=5ns,
BL=4, tRRD=10*tCK, tRCD=15*tCK, Read with
Autoprecharge
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N
A1 R0 - repeat the same timing with random
address changing; 100% of data changing at
every burst
DETAILED TEST CONDITIONS FOR DDR SDRAM IDD1 & IDD7A
Legend : A = Activate, R = Read, W = Write, P = Precharge,
N = NOP
A (0-3) = Activate Bank 0-3
R (0-3) = Read Bank 0-3


Similar Part No. - W3EG128M72ETSU335D3

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
W3EG2128M64ETSR-JD3 WEDC-W3EG2128M64ETSR-JD3 Datasheet
308Kb / 13P
   2GB - 2x128Mx64 DDR SDRAM REGISTERED w/PLL
W3EG2128M64ETSR263JD3XG WEDC-W3EG2128M64ETSR263JD3XG Datasheet
308Kb / 13P
   2GB - 2x128Mx64 DDR SDRAM REGISTERED w/PLL
W3EG2128M64ETSR265JD3XG WEDC-W3EG2128M64ETSR265JD3XG Datasheet
308Kb / 13P
   2GB - 2x128Mx64 DDR SDRAM REGISTERED w/PLL
W3EG2128M64ETSR335JD3XG WEDC-W3EG2128M64ETSR335JD3XG Datasheet
308Kb / 13P
   2GB - 2x128Mx64 DDR SDRAM REGISTERED w/PLL
W3EG2128M64ETSRXXXJD3MG WEDC-W3EG2128M64ETSRXXXJD3MG Datasheet
308Kb / 13P
   2GB - 2x128Mx64 DDR SDRAM REGISTERED w/PLL
More results

Similar Description - W3EG128M72ETSU335D3

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
W3EG72126S-D3 WEDC-W3EG72126S-D3 Datasheet
338Kb / 15P
   1GB-128Mx72 DDR SDRAM REGISTERED ECC w/PLL
W3DG72128V-D1 WEDC-W3DG72128V-D1 Datasheet
86Kb / 6P
   1GB - 128Mx72 SDRAM, UNBUFFERED w/PLL
W3EG72128S-AD4 WEDC-W3EG72128S-AD4 Datasheet
197Kb / 14P
   1GB - 2x64Mx72 DDR SDRAM UNBUFFERED ECC w/PLL
WV3EG128M72EFSR-D3 WEDC-WV3EG128M72EFSR-D3 Datasheet
321Kb / 13P
   1GB - 128Mx72 DDR SDRAM REGISTERED w/PLL, FBGA
W3EG64128S-AD4 WEDC-W3EG64128S-AD4 Datasheet
137Kb / 9P
   1GB - 2x64Mx64 DDR SDRAM UNBUFFERED w/PLL
WV3EG265M64EFSU-D4 WEDC-WV3EG265M64EFSU-D4 Datasheet
149Kb / 10P
   1GB- 2x64Mx64 DDR SDRAM UNBUFFERED, w/PLL
WV3HG128M72EEU-PD4 WEDC-WV3HG128M72EEU-PD4 Datasheet
174Kb / 11P
   1GB - 128Mx72 DDR2 SDRAM UNBUFFERED, SO-DIMM w/PLL
W3EG72125S-D3 WEDC-W3EG72125S-D3 Datasheet
376Kb / 14P
   1GB - 2x64Mx72 DDR SDRAM REGISTERED ECC w/PLL
W3EG7266S-AD4 WEDC-W3EG7266S-AD4 Datasheet
191Kb / 13P
   512MB - 64Mx72 DDR SDRAM UNBUFFERED ECC w/PLL
W3EG7264S-AD4 WEDC-W3EG7264S-AD4 Datasheet
197Kb / 13P
   512MB - 2x32Mx72 DDR ECC SDRAM UNBUFFERED w/PLL
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com