Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

W3EG6464S-JD3 Datasheet(PDF) 5 Page - White Electronic Designs Corporation

Part # W3EG6464S-JD3
Description  512MB - 64Mx64 DDR SDRAM UNBUFFERED
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WEDC [White Electronic Designs Corporation]
Direct Link  http://www.whiteedc.com
Logo WEDC - White Electronic Designs Corporation

W3EG6464S-JD3 Datasheet(HTML) 5 Page - White Electronic Designs Corporation

  W3EG6464S-JD3 Datasheet HTML 1Page - White Electronic Designs Corporation W3EG6464S-JD3 Datasheet HTML 2Page - White Electronic Designs Corporation W3EG6464S-JD3 Datasheet HTML 3Page - White Electronic Designs Corporation W3EG6464S-JD3 Datasheet HTML 4Page - White Electronic Designs Corporation W3EG6464S-JD3 Datasheet HTML 5Page - White Electronic Designs Corporation W3EG6464S-JD3 Datasheet HTML 6Page - White Electronic Designs Corporation W3EG6464S-JD3 Datasheet HTML 7Page - White Electronic Designs Corporation W3EG6464S-JD3 Datasheet HTML 8Page - White Electronic Designs Corporation W3EG6464S-JD3 Datasheet HTML 9Page - White Electronic Designs Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 12 page
background image
White Electronic Designs
5
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
May 2005
Rev. 3
W3EG6464S-JD3-D3
PRELIMINARY
IDD SPECIFICATIONS AND TEST CONDITIONS
0°C
≤ TA ≤ 70°C, VCCQ = 2.5V ± 0.2V, VCC = 2.5V ± 0.2V
Includes DDR SDRAM component only
Parameter
Symbol
Conditions
DDR266@CL=2
Max
DDR266@CL=2.5
Max
DDR266 &
200@CL=2
Max
Units
Operating Current
IDD0
One device bank; Active - Precharge; tRC=tRC
(MIN); tCK=tCK (MIN); DQ,DM and DQS inputs
changing once per clock cycle; Address and control
inputs changing once every two cycles.
1320
1320
1320
mA
Operating Current
IDD1
One device bank; Active-Read-Precharge Burst
= 2; tRC=tRC (MIN); tCK=tCK (MIN); lOUT = 0mA;
Address and control inputs changing once per
clock cycle.
1520
1520
1520
mA
Precharge Power-
Down Standby
Current
IDD2P
All device banks idle; Power-down mode; tCK=tCK
(MIN); CKE=(low)
48
48
48
rnA
Idle Standby Current
IDD2F
CS# = High; All device banks idle; tCK=tCK (MIN);
CKE = high; Address and other control inputs
changing once per clock cycle. VIN = VREF for DQ,
DQS and DM.
400
400
400
mA
Active Power-Down
Standby Current
IDD3P
One device bank active; Power-Down mode; tCK
(MIN); CKE=(low)
400
400
400
mA
Active Standby
Current
IDD3N
CS# = High; CKE = High; One device bank; Active-
Precharge; tRC=tRAS (MAX); tCK=tCK (MIN); DQ, DM
and DQS inputs changing twice per clock cycle;
Address and other control inputs changing once
per clock cycle.
760
760
760
mA
Operating Current
IDD4R
Burst = 2; Reads; Continuous burst; One device
bank active; Address and control inputs changing
once per clock cycle; TCK= TCK (MIN); lOUT = 0mA.
1760
1760
1760
mA
Operating Current
IDD4W
Burst = 2; Writes; Continuous burst; One device
bank active; Address and control inputs changing
once per clock cycle; tCK=tCK (MIN); DQ,DM and
DQS inputs changing once per clock cycle.
2000
2000
2000
rnA
Auto Refresh Current
IDD5
tRC = tRC (MIN)
2480
2480
2480
mA
Self Refresh Current
IDD6
CKE
≤ 0.2V
Standard
40
40
40
mA
Low Power
25
25
25
Operating Current
IDD7A
Four bank interleaving Reads (BL=4) with auto
precharge with tRC=tRC (MIN); tCK=tCK (MIN);
Address and control inputs change only during
Active Read or Write commands.
3840
3840
3840
mA


Similar Part No. - W3EG6464S-JD3

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
W3EG6464S-AD4 WEDC-W3EG6464S-AD4 Datasheet
99Kb / 9P
   512MB - 64Mx64 DDR SDRAM UNBUFFERED w/PLL
W3EG6464S-BD4 WEDC-W3EG6464S-BD4 Datasheet
99Kb / 9P
   512MB - 64Mx64 DDR SDRAM UNBUFFERED w/PLL
More results

Similar Description - W3EG6464S-JD3

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
W3EG6465S-D3 WEDC-W3EG6465S-D3 Datasheet
180Kb / 11P
   512MB - 64Mx64 DDR SDRAM UNBUFFERED
W3EG6465S-D4 WEDC-W3EG6465S-D4 Datasheet
88Kb / 8P
   512MB- 64Mx64 DDR SDRAM UNBUFFERED
WV3EG64M64ETSU-D3 WEDC-WV3EG64M64ETSU-D3 Datasheet
236Kb / 10P
   512MB - 64Mx64 DDR SDRAM UNBUFFERED
WV3EG64M64ETSU-D4 WEDC-WV3EG64M64ETSU-D4 Datasheet
177Kb / 12P
   512MB - 64Mx64 DDR SDRAM, UNBUFFERED, SO-DIMM
W3EG6464S-AD4 WEDC-W3EG6464S-AD4 Datasheet
99Kb / 9P
   512MB - 64Mx64 DDR SDRAM UNBUFFERED w/PLL
W3DG6465V-D2 WEDC-W3DG6465V-D2 Datasheet
79Kb / 6P
   512MB - 64Mx64, SDRAM UNBUFFERED
W3DG6465V-D1 WEDC-W3DG6465V-D1 Datasheet
80Kb / 5P
   512MB- 64Mx64 SDRAM UNBUFFERED
WED3DG6466V-AD1 WEDC-WED3DG6466V-AD1 Datasheet
137Kb / 7P
   512MB - 64Mx64 SDRAM UNBUFFERED
WED3DG6466V-D2 WEDC-WED3DG6466V-D2 Datasheet
147Kb / 9P
   512MB -64Mx64, SDRAM UNBUFFERED
WED3DG6466V-D1 WEDC-WED3DG6466V-D1 Datasheet
144Kb / 7P
   512MB -64Mx64 SDRAM UNBUFFERED
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com