Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

W3EG72255MS100AJD3MG Datasheet(PDF) 10 Page - White Electronic Designs Corporation

Part # W3EG72255MS100AJD3MG
Description  2GB - 2x128Mx72 DDR SDRAM REGISTERED ECC, w/PLL
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WEDC [White Electronic Designs Corporation]
Direct Link  http://www.whiteedc.com
Logo WEDC - White Electronic Designs Corporation

W3EG72255MS100AJD3MG Datasheet(HTML) 10 Page - White Electronic Designs Corporation

Back Button W3EG72255MS100AJD3MG Datasheet HTML 6Page - White Electronic Designs Corporation W3EG72255MS100AJD3MG Datasheet HTML 7Page - White Electronic Designs Corporation W3EG72255MS100AJD3MG Datasheet HTML 8Page - White Electronic Designs Corporation W3EG72255MS100AJD3MG Datasheet HTML 9Page - White Electronic Designs Corporation W3EG72255MS100AJD3MG Datasheet HTML 10Page - White Electronic Designs Corporation W3EG72255MS100AJD3MG Datasheet HTML 11Page - White Electronic Designs Corporation W3EG72255MS100AJD3MG Datasheet HTML 12Page - White Electronic Designs Corporation W3EG72255MS100AJD3MG Datasheet HTML 13Page - White Electronic Designs Corporation W3EG72255MS100AJD3MG Datasheet HTML 14Page - White Electronic Designs Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 15 page
background image
W3EG72255S-D3
-JD3
-AJD3
10
White Electronic Designs
November 2004
Rev. 2
PRELIMINARY
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
11.
It is recommended that DQS be valid (HIGH or LOW) on or before
the WRITE command. The case shown (DQS going from High-Z to
logic LOW) applies when no WRITEs were previously in progress
on the bus. If a previous WRITE was in progress, DQS could be
high during this time, depending on tDQSS.
12.
The refresh period is 64ms. This equates to an average refresh
rate of 7.8125µs. However, an AUTO REFRESH command must
be asserted at least once every 70.3µs; burst refreshing or posting
by the DRAM controller greater than eight refresh cycles is not
allowed.
13.
The valid data window is derived by achieving other specifications
- tHP (tCK/2), tDQSQ, and tQH (tQH = tHP - tQHS). The data valid
window derates directly proportional with the clock duty cycle
and a practical data valid window can be derived. The clock is
allowed a maximum duty cycled variation of 45/55. Functionality
is uncertain when operating beyond a 45/55 ratio. The data valid
window derating curves are provided below for duty cycles ranging
between 50/50 and 45/55.
14.
Referenced to each output group: x4 = DQS with DQ0-DQ3.
15.
READs and WRITEs with auto precharge are not allowed to be
issued until tRAS (MIN) can be satisfied prior to the internal precharge
command being issued.
16.
JEDEC specifies CK and CK# input slew rate must be > 1V/ns
(2V/ns differentially).
17.
DQ and DM input slew rates must not deviate from DQS by more
than 10%. If the DQ/DM/DQS slew rate is less than 0.5V/ns,
timing must be derated: 50ps must be added to tDS and tDH for
each 100mV/ns reduction in slew rate. If slew rates exceed 4V/ns,
functionality is uncertain.
18.
tHP min is the lesser of tCL min and tCH min actually applied to the
device CK and CK# inputs, collectively during bank active.
19.
tHZ (MAX) will prevail over the tDQSCK (MAX) + tRPST (MAX)
condition. tLZ (MIN) will prevail over tDQSCK (MIN) + PRE (MAX)
condition.
20.
For slew rates greater than 1V/ns the (LZ) transition will start about
310ps earlier.
21.
CKE must be active (High) during the entire time a refresh
command is executed. That is, from the time the AUTO REFRESH
command is registered, CKE must be active at each rising clock
edge, until tRFC has been satisfied.
22.
Whenever the operating frequency is altered, not including jitter,
the DLL is required to be reset. This is followed by 200 clock cycles
(before READ commands).
Notes
1.
All voltages referenced to VSS
2.
Tests for AC timing, IDD, and electrical AC and DC characteristics
may be conducted at normal reference / supply voltage levels, but
the related specifications and device operations are guaranteed for
the full voltage range specified.
3.
Outputs are measured with equivalent load:
Output
Output
(V
(VOUT
OUT
)
Reference
Reference
Point
Point
50
50Ω
VTT
TT
30pF
30pF
4.
AC timing and IDD tests may use a VIL-to-VIH swing of up to 1.5V
in the test environment, but input timing is still referenced to VREF
(or to the crossing point for CK/CK#), and parameter specifications
are guaranteed for the specified AC input levels under normal use
conditions. The minimum slew rate for the input signals used to
test the device is 1V/ns in the range between VIL(AC) and VIH(AC).
5.
The AC and DC input level specifications are defined in the SSTL_
2 standard (i.e., the receiver will effectively switch as a result of the
signal crossing the AC input level, and will remain in that state as
long as the signal does not ring back above [below] the DC input
LOW [high] level).
6.
For slew rates less than 1V/ns and greater than or equal to 0.5V/
ns. If the slew rate is less than 0.5V/ns, timing must be derated: tIS
has an additional 50ps per each 100mV/ns reduction in slew rate
from the 500mV/ns. tIH has 0ps added, that is, it remains constant.
If the slew rate exceeds 4.5V/ns, functionality is uncertain. For
335, slew rates must be greater than or equal to 0.5V/ns.
7.
Inputs are not recognized as valid until VREF stabilizes. Exception:
during the period before VREF stabilizes, CKE
≤ 0.3 x VCCQ is
recognized as LOW.
8.
tHZ and tLZ transitions occur in the same access time windows as
valid data transitions. These parameters are not referenced to a
specific voltage level, but specify when the device output is no
longer driving (HZ) and begins driving (LZ).
9.
The intent of the “Don’t Care” state after completion of the
postamble is the DQS-driven signal should either be HIGH, LOW,
or high-Z, and that any signal transition within the input switching
region must follow valid input requirements. That is, if DQS
transitions HIGH (above VIHDC (MIN) then it must not transition
LOW (below VIHDC) prior to tDQSH (MIN).
10.
This is not a device limit. The device will operate with a negative
value, but system performance could be degraded due to bus
turnaround.


Similar Part No. - W3EG72255MS100AJD3MG

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
W3EG72256MS100AJD3MF WEDC-W3EG72256MS100AJD3MF Datasheet
307Kb / 14P
   2GB-256Mx72 DDR SDRAM REGISTERED ECC w/PLL
W3EG72256MS100AJD3MG WEDC-W3EG72256MS100AJD3MG Datasheet
307Kb / 14P
   2GB-256Mx72 DDR SDRAM REGISTERED ECC w/PLL
W3EG72256MS100AJD3SF WEDC-W3EG72256MS100AJD3SF Datasheet
307Kb / 14P
   2GB-256Mx72 DDR SDRAM REGISTERED ECC w/PLL
W3EG72256MS100AJD3SG WEDC-W3EG72256MS100AJD3SG Datasheet
307Kb / 14P
   2GB-256Mx72 DDR SDRAM REGISTERED ECC w/PLL
W3EG72256MS133AJD3MF WEDC-W3EG72256MS133AJD3MF Datasheet
307Kb / 14P
   2GB-256Mx72 DDR SDRAM REGISTERED ECC w/PLL
More results

Similar Description - W3EG72255MS100AJD3MG

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
W3EG2128M72AFSR-D3 WEDC-W3EG2128M72AFSR-D3 Datasheet
272Kb / 13P
   2GB - 2x128Mx72 DDR SDRAM REGISTERED ECC, w/PLL, FBGA
W3EG72256S-JD3 WEDC-W3EG72256S-JD3 Datasheet
307Kb / 14P
   2GB-256Mx72 DDR SDRAM REGISTERED ECC w/PLL
WV3HG2128M72AER-D6 WEDC-WV3HG2128M72AER-D6 Datasheet
152Kb / 11P
   2GB - 2x128Mx72 DDR2 SDRAM REGISTERED, w/PLL
WV3HG2128M72EEU-AD4 WEDC-WV3HG2128M72EEU-AD4 Datasheet
180Kb / 11P
   2GB - 2x128Mx72 DDR2 SDRAM UNBUFFERED, ECC w/PLL
W3HG2128M72ACER-AD6 WEDC-W3HG2128M72ACER-AD6 Datasheet
242Kb / 13P
   2GB - 2x128Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP
W3EG64255S-JD3 WEDC-W3EG64255S-JD3 Datasheet
203Kb / 13P
   2GB - 2x128Mx64 DDR SDRAM REGISTERED, w/PLL
W3EG2128M64ETSR-JD3 WEDC-W3EG2128M64ETSR-JD3 Datasheet
308Kb / 13P
   2GB - 2x128Mx64 DDR SDRAM REGISTERED w/PLL
WV3DG72256V-AD2 WEDC-WV3DG72256V-AD2 Datasheet
253Kb / 9P
   2GB - 2x128Mx72 SDRAM, REGISTERED
W3EG7235S-JD3 WEDC-W3EG7235S-JD3 Datasheet
305Kb / 12P
   256MB - 2x16Mx72 DDR SDRAM REGISTERED ECC, w/PLL
W3EG7217S-D3 WEDC-W3EG7217S-D3 Datasheet
276Kb / 12P
   128MB - 16Mx72 DDR SDRAM REGISTERED, ECC w/PLL
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com