Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

WED3EG72M18S403JD3ISG Datasheet(PDF) 6 Page - White Electronic Designs Corporation

Part # WED3EG72M18S403JD3ISG
Description  128MB - 16Mx72 DDR SDRAM UNBUFFERED
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WEDC [White Electronic Designs Corporation]
Direct Link  http://www.whiteedc.com
Logo WEDC - White Electronic Designs Corporation

WED3EG72M18S403JD3ISG Datasheet(HTML) 6 Page - White Electronic Designs Corporation

Back Button WED3EG72M18S403JD3ISG Datasheet HTML 2Page - White Electronic Designs Corporation WED3EG72M18S403JD3ISG Datasheet HTML 3Page - White Electronic Designs Corporation WED3EG72M18S403JD3ISG Datasheet HTML 4Page - White Electronic Designs Corporation WED3EG72M18S403JD3ISG Datasheet HTML 5Page - White Electronic Designs Corporation WED3EG72M18S403JD3ISG Datasheet HTML 6Page - White Electronic Designs Corporation WED3EG72M18S403JD3ISG Datasheet HTML 7Page - White Electronic Designs Corporation WED3EG72M18S403JD3ISG Datasheet HTML 8Page - White Electronic Designs Corporation WED3EG72M18S403JD3ISG Datasheet HTML 9Page - White Electronic Designs Corporation WED3EG72M18S403JD3ISG Datasheet HTML 10Page - White Electronic Designs Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 12 page
background image
6
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
WED3EG7218S-JD3
June 2006
Rev. 2
PRELIMINARY
IDD1 : OPERATING CURRENT : ONE BANK
1.
Typical Case : VCC=2.5V, T=25°C
2.
Worst Case : VCC=2.7V, T=10°C
3.
Only one bank is accessed with tRC (min), Burst
Mode, Address and Control inputs on NOP edge
are changing once per clock cycle. IOUT = 0mA
4.
Timing Patterns :
DDR200 (100 MHz, CL=2) : tCK=10ns, CL2,
BL=4, tRCD=2*tCK, tRAS=5*tCK
Read : A0 N R0 N N P0 N A0 N - repeat the
same timing with random address changing;
50% of data changing at every burst
DDR266 (133MHz, CL=2.5) : tCK=7.5ns,
CL=2.5, BL=4, tRCD=3*tCK, tRC=9*tCK, tRAS=5*tCK
Read : A0 N N R0 N P0 N N N A0 N - repeat
the same timing with random address
changing; 50% of data changing at every burst
DDR266 (133MHz, CL=2) : tCK=7.5ns, CL=2,
BL=4, tRCD=3*tCK, tRC=9*tCK, tRAS=5*tCK
Read : A0 N N R0 N P0 N N N A0 N - repeat
the same timing with random address
changing; 50% of data changing at every burst
DDR333 (166MHz, CL=2.5) : tCK=6ns, BL=4,
tRCD=10*tCK, tRAS=7*tCK
Read : A0 N N R0 N P0 N N N A0 N - repeat
the same timing with random address
changing; 50% of data changing at every burst
DDR400 (200MHz, CL=3) : tCK=5ns, BL=4,
tRCD=15*tCK, tRAS=7*tCK
Read : A0 N N R0 N P0 N N N A0 N - repeat
the same timing with random address
changing; 50% of data changing at every burst
IDD7A : OPERATING CURRENT : FOUR BANKS
1.
Typical Case : VCC=2.5V, T=25°C
2.
Worst Case : VCC=2.7V, T=10°C
3.
Four banks are being interleaved with tRC (min),
Burst Mode, Address and Control inputs on NOP
edge are not changing. Iout=0mA
4.
Timing Patterns :
DDR200 (100 MHz, CL=2) : tCK=10ns, CL2,
BL=4, tRRD=2*tCK, tRCD=3*tCK, Read with
Autoprecharge
Read : A0 N A1 R0 A2 R1 A3 R2 A0 R3 A1 R0
repeat the same timing with random address
changing; 100% of data changing at every
burst
DDR266 (133MHz, CL=2.5) : tCK=7.5ns,
CL=2.5, BL=4, tRRD=3*tCK, tRCD=3*tCK
Read with Autoprecharge
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N
A1 R0 - repeat the same timing with random
address changing; 100% of data changing at
every burst
DDR266 (133MHz, CL=2) : tCK=7.5ns, CL2=2,
BL=4, tRRD=2*tCK, tRCD=2*tCK
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N
A1 R0 - repeat the same timing with random
address changing; 100% of data changing at
every burst
DDR333 (166MHz, CL=2.5) : tCK=6ns,
BL=4, tRRD=3*tCK, tRCD=3*tCK, Read with
Autoprecharge
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N
A1 R0 - repeat the same timing with random
address changing; 100% of data changing at
every burst
DDR400 (200MHz, CL=3) : tCK=5ns,
BL=4, tRRD=10*tCK, tRCD=15*tCK, Read with
Autoprecharge
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N
A1 R0 - repeat the same timing with random
address changing; 100% of data changing at
every burst
DETAILED TEST CONDITIONS FOR DDR SDRAM IDD1 & IDD7A
Legend:
A = Activate, R = Read, W = Write, P = Precharge, N = NOP
A (0-3) = Activate Bank 0-3
R (0-3) = Read Bank 0-3


Similar Part No. - WED3EG72M18S403JD3ISG

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
WED3EG72M32S202JD3GG WEDC-WED3EG72M32S202JD3GG Datasheet
190Kb / 12P
   256MB - 32Mx72 DDR SDRAM UNBUFFERED
WED3EG72M32S202JD3IGG WEDC-WED3EG72M32S202JD3IGG Datasheet
190Kb / 12P
   256MB - 32Mx72 DDR SDRAM UNBUFFERED
WED3EG72M32S202JD3IMG WEDC-WED3EG72M32S202JD3IMG Datasheet
190Kb / 12P
   256MB - 32Mx72 DDR SDRAM UNBUFFERED
WED3EG72M32S202JD3ISG WEDC-WED3EG72M32S202JD3ISG Datasheet
190Kb / 12P
   256MB - 32Mx72 DDR SDRAM UNBUFFERED
WED3EG72M32S202JD3MG WEDC-WED3EG72M32S202JD3MG Datasheet
190Kb / 12P
   256MB - 32Mx72 DDR SDRAM UNBUFFERED
More results

Similar Description - WED3EG72M18S403JD3ISG

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
W3EG7218S-AD4 WEDC-W3EG7218S-AD4 Datasheet
164Kb / 13P
   128MB - 16Mx72 DDR SDRAM UNBUFFERED w/PLL
W3DG7217V-D2 WEDC-W3DG7217V-D2 Datasheet
127Kb / 6P
   128MB - 16Mx72 SDRAM UNBUFFERED
W3DG7216V-AD1 WEDC-W3DG7216V-AD1 Datasheet
115Kb / 6P
   128MB - 16Mx72 SDRAM, UNBUFFERED
W3DG7216V-D1 WEDC-W3DG7216V-D1 Datasheet
148Kb / 7P
   128MB - 16Mx72 SDRAM, UNBUFFERED
WED3EG6417S-D4 WEDC-WED3EG6417S-D4 Datasheet
451Kb / 7P
   128MB - 16Mx64 DDR SDRAM UNBUFFERED
W3EG6418S-D3 WEDC-W3EG6418S-D3 Datasheet
205Kb / 12P
   128MB - 16Mx64 DDR SDRAM UNBUFFERED
logo
Elpida Memory
EBD12UB8ALF ELPIDA-EBD12UB8ALF Datasheet
167Kb / 16P
   128MB Unbuffered DDR SDRAM DIMM
logo
White Electronic Design...
W3EG7217S-D3 WEDC-W3EG7217S-D3 Datasheet
276Kb / 12P
   128MB - 16Mx72 DDR SDRAM REGISTERED, ECC w/PLL
W3E16M72S-XBX WEDC-W3E16M72S-XBX Datasheet
840Kb / 17P
   16Mx72 DDR SDRAM
WED3EG6418S-D4 WEDC-WED3EG6418S-D4 Datasheet
81Kb / 7P
   128MB- 16Mx64 DDR SDRAM UNBUFFERED W/PLL
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com