Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

WV3EG32M64ETSU-D3 Datasheet(PDF) 5 Page - White Electronic Designs Corporation

Part # WV3EG32M64ETSU-D3
Description  256MB - 32Mx64 DDR SDRAM UNBUFFERED
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WEDC [White Electronic Designs Corporation]
Direct Link  http://www.whiteedc.com
Logo WEDC - White Electronic Designs Corporation

WV3EG32M64ETSU-D3 Datasheet(HTML) 5 Page - White Electronic Designs Corporation

  WV3EG32M64ETSU-D3 Datasheet HTML 1Page - White Electronic Designs Corporation WV3EG32M64ETSU-D3 Datasheet HTML 2Page - White Electronic Designs Corporation WV3EG32M64ETSU-D3 Datasheet HTML 3Page - White Electronic Designs Corporation WV3EG32M64ETSU-D3 Datasheet HTML 4Page - White Electronic Designs Corporation WV3EG32M64ETSU-D3 Datasheet HTML 5Page - White Electronic Designs Corporation WV3EG32M64ETSU-D3 Datasheet HTML 6Page - White Electronic Designs Corporation WV3EG32M64ETSU-D3 Datasheet HTML 7Page - White Electronic Designs Corporation WV3EG32M64ETSU-D3 Datasheet HTML 8Page - White Electronic Designs Corporation WV3EG32M64ETSU-D3 Datasheet HTML 9Page - White Electronic Designs Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 12 page
background image
White Electronic Designs
5
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
July 2005
Rev. 0
ADVANCED
WV3EG32M64ETSU-D3
IDD SPECIFICATIONS AND TEST CONDITIONS
0°C
≤ TA ≤ 70°C, VCC = VCCQ = 2.5V ± 0.2V
Includes DDR SDRAM component only
Parameter
Symbol
Conditions
DDR333@
CL = 2.5
Units
Operating one bank active-
precharge current;
IDD0
tCK = tCK(IDD), tRC = tRC(IDD), tRAS = tRASmin(IDD); CKE is HIGH, CS is HIGH
between valid commands; Address bus inputs are SWITCHING; Data bus inputs
are SWITCHING
720
mA
Operating one bank active-
read-precharge current;
IDD1
IOUT = 0mA; BL = 4, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRC = tRC (IDD), tRAS =
tRASmin(IDD), tRCD = tRCD(IDD); CKE is HIGH, CS is HIGH between valid commands;
Address businputs are SWITCHING; Data pattern is same as IDD4W
920
mA
Precharge power-down
current;
IDD2P
All banks idle; tCK = tCK(IDD); CKE is LOW; Other control and address bus inputs
are STABLE; Data bus inputs are FLOATING
24
mA
Precharge quiet standby
current;
IDD2Q
All banks idle; tCK = tCK(IDD); CKE is HIGH, CS is HIGH; Other control and address
bus inputsare STABLE; Data bus inputs are FLOATING
160
mA
Precharge standby current;
IDD2F
All banks idle; tCK = tCK(IDD); CKE is HIGH, CS is HIGH; Other control and address
bus inputs are SWITCHING; Data bus inputs are SWITCHING
200
mA
Active power-down current;
IDD3P
All banks open; tCK = tCK(IDD); CKE is LOW; Other control and address bus inputs
are STABLE; Data bus inputs are FLOATING
280
mA
Active standby current;
IDD3N
All banks open; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH,
CS - is HIGH between valid commands; Other control and address bus inputs are
SWITCHING; Data bus inputs are SWITCHING
440
mA
Operating burst write current;
IDD4W
All banks open, Continuous burst writes; BL = 4, CL = CL(IDD), AL = 0; tCK =
tCK(IDD), tRAS = tRAS-max(IDD), tRP = tRP(IDD); CKE is HIGH, CS is HIGH between
valid commands; Address bus inputs are SWITCHING; Data bus inputs are
SWITCHING
1280
mA
Operating burst read current;
IDD4R
All banks open, Continuous burst reads, IOUT = 0mA; BL = 4, CL = CL(IDD), AL
= 0; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, CS is HIGH
between valid commands; Address bus inputs are SWITCHING; Data pattern is
same as IDD4W
1280
mA
Burst auto refresh current;
IDD5
tCK = tCK(IDD); Refresh command at every tRFC(IDD) interval; CKE is HIGH, CS
is HIGH between valid commands; Other control and address bus inputs are
SWITCHING; Data bus inputs are SWITCHING
1360
mA
Self refresh current;
IDD6
CK and CK at 0V; CKE 0.2V; Other control and address bus inputs are
FLOATING; Data bus inputs are FLOATING
24
mA
Operating bank interleave
read current;
IDD7
All bank interleaving reads, IOUT = 0mA; BL = 4, CL = CL(IDD), AL = tRCD(IDD)-
1*tCK(IDD); tCK = tCK(IDD), tRC = tRC(IDD), tRRD = tRRD(IDD), tRCD = 1*tCK(IDD); CKE is
HIGH, CS is HIGH between valid commands; Address bus inputs are STABLE
during DESELECTs; Data pattern is same as IDD4R; Refer to the following page for
detailed timing conditions
2240
mA
Note: These specifications apply to modules built with Samsung components only.


Similar Part No. - WV3EG32M64ETSU-D3

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
WV3EG128M72EFSR-D3 WEDC-WV3EG128M72EFSR-D3 Datasheet
321Kb / 13P
   1GB - 128Mx72 DDR SDRAM REGISTERED w/PLL, FBGA
WV3EG128M72EFSR262D3MF WEDC-WV3EG128M72EFSR262D3MF Datasheet
321Kb / 13P
   1GB - 128Mx72 DDR SDRAM REGISTERED w/PLL, FBGA
WV3EG128M72EFSR262D3MG WEDC-WV3EG128M72EFSR262D3MG Datasheet
321Kb / 13P
   1GB - 128Mx72 DDR SDRAM REGISTERED w/PLL, FBGA
WV3EG128M72EFSR262D3SF WEDC-WV3EG128M72EFSR262D3SF Datasheet
321Kb / 13P
   1GB - 128Mx72 DDR SDRAM REGISTERED w/PLL, FBGA
WV3EG128M72EFSR262D3SG WEDC-WV3EG128M72EFSR262D3SG Datasheet
321Kb / 13P
   1GB - 128Mx72 DDR SDRAM REGISTERED w/PLL, FBGA
More results

Similar Description - WV3EG32M64ETSU-D3

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
W3EG6432S-D3 WEDC-W3EG6432S-D3 Datasheet
342Kb / 13P
   256MB - 32Mx64 DDR SDRAM UNBUFFERED
W3EG6432S-D4 WEDC-W3EG6432S-D4 Datasheet
167Kb / 12P
   256MB - 32Mx64 DDR SDRAM UNBUFFERED
WED3DG6432V-D1 WEDC-WED3DG6432V-D1 Datasheet
80Kb / 5P
   256MB- 32Mx64 SDRAM UNBUFFERED
W3DG6432V-D2 WEDC-W3DG6432V-D2 Datasheet
93Kb / 5P
   256MB- 32Mx64 SDRAM UNBUFFERED
W3DG6435V-D2 WEDC-W3DG6435V-D2 Datasheet
109Kb / 6P
   256MB - 32Mx64 SDRAM UNBUFFERED
W3EG6433S-AD4 WEDC-W3EG6433S-AD4 Datasheet
321Kb / 13P
   256MB - 32Mx64 DDR SDRAM UNBUFFERED, w/PLL
WV3EG6434S-BD4 WEDC-WV3EG6434S-BD4 Datasheet
254Kb / 10P
   256MB - 32Mx64 DDR SDRAM UNBUFFERED, w/PLL
W3DG6433V-D1 WEDC-W3DG6433V-D1 Datasheet
192Kb / 7P
   256MB - 32Mx64 SDRAM, UNBUFFERED
W3DG6433V-JD1 WEDC-W3DG6433V-JD1 Datasheet
220Kb / 8P
   256MB - 32Mx64 SDRAM, UNBUFFERED
W3DG6433V-D2 WEDC-W3DG6433V-D2 Datasheet
99Kb / 5P
   256MB- 32Mx64 SDRAM UNBUFFERED
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com