Electronic Components Datasheet Search |
|
IDT723624 Datasheet(PDF) 4 Page - Integrated Device Technology |
|
IDT723624 Datasheet(HTML) 4 Page - Integrated Device Technology |
4 / 35 page 4 COMMERCIALTEMPERATURERANGE IDT723624/723634/723644 CMOS SyncBiFIFO™ WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 PIN DESCRIPTIONS Symbol Name I/O Description A0-A35 Port A Data I/O 36-bit bidirectional data port for side A. AEA Port A Almost- O Programmable Almost-Empty flag synchronized to CLKA. It is LOW when the number of words in FIFO2 is less Empty Flag than or equal to the value in the Almost-Empty A Offset register, X2. AEB Port B Almost- O Programmable Almost-Empty flag synchronized to CLKB. It is LOW when the number of words in FIFO1 is less Empty Flag than or equal to the value in the Almost-Empty B Offset register, X1. AFA Port A Almost- O Programmable Almost-Full flag synchronized to CLKA. It is LOW when the number of empty locations in FIFO1 Full Flag is less than or equal to the value in the Almost-Full A Offset register, Y1. AFB Port B Almost- O Programmable Almost-Full flag synchronized to CLKB. It is LOW when the number of empty locations in FIFO2 Full Flag FIFO2 is less than or equal to the value in the Almost-Full B Offset register, Y2. B0-B35 Port A Data I/O 36-bit bidirectional data port for side B. BE/ FWFT Big-Endian/ I This is a dual purpose pin. During Master Reset, a HIGH on BE will select Big Endian operation. In this case, First Word depending on the bus size, the most significant byte or word on Port A is read from Port B first (A-to-B data Fall Through flow) or written to Port B first (B-to-A data flow). A LOW on BE will select Little-Endian operation. In this case, Select the least significant byte or word on Port A is read from Port B first (for A-to-B data flow) or written to Port B first (B-to-A data flow). After Master Reset, this pin selects the timing mode. A HIGH on FWFTselects IDT Standard mode, a LOW selects First Word Fall Through mode. Once the timing mode has been selected, the level on FWFT must be static throughout device operation. BM(1) Bus-Match I A HIGH on this pin enables either byte or word bus width on Port B, depending on the state of SIZE. A LOW Select selects long word operation. BM works with SIZE and BE to select the bus size and endian arrangement for (Port B) Port B. The level of BM must be static throughout device operation. CLKA Port A Clock I CLKA is a continuous clock that synchronizes all data transfers through Port A and can be asynchronous or coincident to CLKB. FFA/IRA, EFA/ORA, AFA, and AEA are all synchronized to the LOW-to-HIGH transition of CLKA. CLKB Port B Clock I CLKB is a continuous clock that synchronizes all data transfers through Port B and can be asynchronous or coincident to CLKA. FFB/IRB, EFB/ORB, AFB, and AEB are synchronized to the LOW-to-HIGH transition of CLKB. CSA Port A Chip I CSA must be LOW to enable to LOW-to-HIGH transition of CLKA to read or write on Port A. The A0-A35 Select outputs are in the high-impedance state when CSAis HIGH. CSB Port B Chip I CSB must be LOW to enable a LOW-to-HIGH transition of CLKB to read or write on Port B. The B0-B35 Select outputs are in the high-impedance state when CSBis HIGH. EFA/ORA Port A Empty/ O This is a dual function pin. In the IDT Standard mode, the EFA function is selected. EFA indicates whether or Output Ready not the FIFO2 memory is empty. In the FWFT mode, the ORA function is selected. ORA indicates the presence Flag of valid data on A0-A35 outputs, available for reading. EFA/ORA is synchronized to the LOW-to-HIGH transition of CLKA. EFB/ORB Port B Empty/ O This is a dual function pin. In the IDT Standard mode, the EFB function is selected. EFB indicates whether or Output Ready not the FIFO1 memory is empty. In the FWFT mode, the ORB function is selected. ORB indicates the presence Flag of valid data on the B0-B35 outputs,available forreading. EFB/ORBissynchronizedtotheLOW-to-HIGHtransition of CLKB. ENA Port A Enable I ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read or write data on Port A. ENB Port B Enable I ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write data on Port B. FFA/IRA Port A Full/ O This is a dual function pin. In the IDT Standard mode, the FFA function is selected. FFA indicates whether or Input Read not the FIFO1 memory is full. In the FWFT mode, the IRA function is selected. IRA indicates whether or not Flag there is space available for writing to the FIFO1 memory. FFA/IRA is synchronized to the LOW-to-HIGH transition of CLKA. FFB/IRB Port B Full/ O This is a dual function pin. In the IDT Standard mode, the FFB function is selected. FFB indicates whether or Input Ready not the FIFO2 memory is full. In the FWFT mode, the IRB function is selected. IRB indicates whether or not Flag there is space available for writing to the FIFO memory. FFB/IRB is synchronized to the LOW-to-HIGH transition of CLKB. |
Similar Part No. - IDT723624 |
|
Similar Description - IDT723624 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |