Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD9380KSTZ-100 Datasheet(PDF) 10 Page - Analog Devices

Part # AD9380KSTZ-100
Description  Analog/HDMI Dual-Display Interface
Download  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9380KSTZ-100 Datasheet(HTML) 10 Page - Analog Devices

Back Button AD9380KSTZ-100 Datasheet HTML 6Page - Analog Devices AD9380KSTZ-100 Datasheet HTML 7Page - Analog Devices AD9380KSTZ-100 Datasheet HTML 8Page - Analog Devices AD9380KSTZ-100 Datasheet HTML 9Page - Analog Devices AD9380KSTZ-100 Datasheet HTML 10Page - Analog Devices AD9380KSTZ-100 Datasheet HTML 11Page - Analog Devices AD9380KSTZ-100 Datasheet HTML 12Page - Analog Devices AD9380KSTZ-100 Datasheet HTML 13Page - Analog Devices AD9380KSTZ-100 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 60 page
background image
AD9380
Rev. 0 | Page 10 of 60
Mnemonic
Description
EXTCLK/COAST
External Clock.
This allows the insertion of an external clock source rather than the internally generated PLL-locked clock. This
pin is shared with the coast function, which does not affect EXTCLK functionality.
PWRDN
Power-Down Control/Three-State Control.
The function of this pin is programmable via Register 0x26 [2:1].
FILT
External Filter Connection.
For proper operation, the pixel clock generator PLL requires an external filter. Connect the filter shown in Figure 6
to this pin. For optimal performance, minimize noise and parasitics on this node. For more information see the
PCB Layout Recommendations section .
OUTPUTS
HSOUT
Horizontal Sync Output.
A reconstructed and phase-aligned version of the HSYNC input. Both the polarity and duration of this output can
be programmed via serial bus registers. By maintaining alignment with DATACK and data, data timing with
respect to horizontal sync can always be determined.
VSOUT
Vertical Sync Output.
The separated VSYNC from a composite signal or a direct pass through of the VSYNC signal. The polarity of this
output can be controlled via the serial bus bit (Register 0x24 [6]).
SOGOUT
Sync-on-Green Slicer Output.
This pin outputs one of four possible signals (controlled by Register 0x1D [1:0]): raw SOG, raw HSYNC, regener-
ated HSYNC from the filter, or the filtered HSYNC. See the Sync processing block diagram (see Figure 8 for pin
connections). Note that besides slicing off SOG, the output from this pin is not processed on the AD9380.
VSYNC separation is performed via the sync separator.
O/E FIELD
Odd/Even Field Bit for Interlaced Video. This output identifies whether the current field (in an interlaced signal) is
odd or even. The polarity of this signal is programmable via Register 0x24[4].
SERIAL PORT
SDA
Serial Port Data I/O for Programming AD9380 Registers—I2C Address is 0x98.
SCL
Serial Port Data Clock for Programming AD9380 Registers.
DDCSDA
Serial Port Data I/O for HDCP Communications to Transmitter—I2C Address is 0x74 or 0x76.
DDCSCL
Serial Port Data Clock for HDCP Communications to Transmitter.
Should be tied to 3.3 V through a 10 kΩ resistor.
DATA OUTPUTS
Red [7:0]
Data Output, Red Channel.
Green [7:0]
Data Output, Green Channel.
Blue [7:0]
Data Output, Blue Channel.
The main data outputs. Bit 7 is the MSB. The delay from pixel sampling time to output is fixed, but is different if
the color space converter is used. When the sampling time is changed by adjusting the phase register, the output
timing is shifted as well. The DATACK and HSOUT outputs are also moved, so the timing relationship among the
signals is maintained.
DATA CLOCK OUTPUT
DATACK
Data Clock Output.
This is the main clock output signal used to strobe the output data and HSOUT into external logic. Four possible
output clocks can be selected with Register 0x25 [7:6]. These are related to the pixel clock (1/2× pixel clock, 1×
pixel clock, 2× frequency pixel clock, and a 90° phase shifted pixel clock). They are produced either by the
internal PLL clock generator or EXTCLK and are synchronous with the pixel sampling clock. The polarity of
DATACK can also be inverted via Register 0x24 [0]. The sampling time of the internal pixel clock can be changed
by adjusting the phase register. When this is changed, the pixel-related DATACK timing is shifted as well. The
DATA, DATACK, and HSOUT outputs are all moved, so the timing relationship among the signals is maintained.


Similar Part No. - AD9380KSTZ-100

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9380 AD-AD9380_15 Datasheet
1Mb / 60P
   Analog/HDMI Dual-Display Interface
REV. 0
More results

Similar Description - AD9380KSTZ-100

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9380 AD-AD9380_15 Datasheet
1Mb / 60P
   Analog/HDMI Dual-Display Interface
REV. 0
AD9880 AD-AD9880 Datasheet
1Mb / 64P
   Analog/HDMI Dual Display Interface
REV. 0
AD9381 AD-AD9381 Datasheet
747Kb / 44P
   HDMI Display Interface
REV. 0
AD9398 AD-AD9398_15 Datasheet
886Kb / 44P
   HDMI Display Interface
REV. 0
AD9381 AD-AD9381_15 Datasheet
747Kb / 44P
   HDMI Display Interface
REV. 0
AD9398 AD-AD9398 Datasheet
886Kb / 44P
   HDMI??Display Interface
REV. 0
AD9396 AD-AD9396 Datasheet
842Kb / 48P
   Analog/DVI Dual-Display Interface
REV. 0
AD9396 AD-AD9396_15 Datasheet
842Kb / 48P
   Analog/DVI Dual-Display Interface
REV. 0
AD9393 AD-AD9393 Datasheet
797Kb / 40P
   Low Power HDMI Display Interface
REV. 0
logo
List of Unclassifed Man...
41727001X2X-3 ETC2-41727001X2X-3 Datasheet
673Kb / 37P
   PC, HDMI, DISPLAY PORT INTERFACE CONTROLLER FOR TFT PANEL
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com