Electronic Components Datasheet Search
Selected language     English  ▼


LC5512MC-75F256C Datasheet(PDF) 11 Page - Lattice Semiconductor

Part No. LC5512MC-75F256C
Description  3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD™ Family
Download  92 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  LATTICE [Lattice Semiconductor]
Homepage  http://www.latticesemi.com
Logo 

 11 page
background image
Lattice Semiconductor
ispXPLD 5000MX Family Data Sheet
11
Pseudo Dual-Port SRAM Mode
In Pseudo Dual-Port SRAM Mode the multi-function array is configured as a SRAM with an independent read and
write ports that access the same 16,384-bits of memory. Data widths of 1, 2, 4, 8, 16 and 32 are supported by the
MFB. Figure 10 shows the block diagram of the Pseudo Dual-Port SRAM.
Write data, write address, chip select and write enable signals are always synchronous (registered). The read data
and read address signals can be synchronous or asynchronous. Reset is asynchronous. All write signals share the
same clock, and clock enable. All read signals share the same clock and clock enable. Reset is shared by both
read and write signals. Table 6 shows the possible sources for the clock, clock enable and initialization signals for
the various registers.
Figure 10. Pseudo Dual-Port SRAM Block Diagram
Table 6. Register Clock, Clock Enable, and Reset in Pseudo Dual-Port SRAM Mode
Register
Input
Source
Write Address, Write
Data, Write Enable,
and Write Chip Select
Clock
WCLK or one of the global clocks (CLK0 - CLK3). The selected signal can
be inverted if desired.
Clock Enable
WCEN or one of the global clocks (CLK1 - CLK2). The selected signal can
be inverted if desired.
Reset
Created by the logical OR of the global reset signal and RST. RST may have
inversion if desired.
Read Data and Read
Address
Clock
RCLK or one of the global clocks (CLK0 - CLK3). The selected signal can be
inverted if desired.
Clock Enable
RCEN or one of the global clocks (CLK1 - CLK2). The selected signal can
be inverted if desired.
Reset
Created by the logical OR of the global reset signal and RST. RST may have
inversion if desired.
68 Inputs
From
Routing
16,384 bit
Pseudo
Dual
Port
SRAM
Array
Write Address
(WAD[0:8-13])
Write Clk Enable (WCEN)
Write Clock (WCLK)
Read Address
(RAD[0:8-13])
Write Enable (WE)
Write Chip Sel (WCS[0,1])
Reset (RST)
Read Clk Enable (RCEN)
Read Clock (RCLK)
Write Data
(WD[0:0,1,3,7,15,31])
RESET
CLK0
CLK3
CLK1
CLK2
Read Data
(RD[0:0-15])




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
LC4512Z3.3V/2.5V/1.8V In-System Programmable SuperFAST High density PDLs 1 2 3 4 5 MoreLattice Semiconductor
ACEX1Programmable Logic Device Family 1 2 3 4 5 MoreList of Unclassifed Manufacturers
REG1117800mA and 1A Low Dropout Positive Regulator 1.8V 2.5V 2.85 3.3V 5V and Adjustable 1 2 3 4 5 MoreBurr-Brown (TI)
APL1087800mA Low Dropout Fast Response Positive Adjustable Regulator and Fixed 1.8V 2.5V and 3.3V 1 2 3 4 5 MoreAnpec Electronics Coropration
MAX3000AProgrammable Logic Device Family 1 2 3 4 5 MoreAltera Corporation
APL1087E800mA Low Dropout Fast Response Positive Adjustable Regulator and Fixed 1.8V 2.5V and 3.3V 1 2 3 4 5 MoreAnpec Electronics Coropration
APL10861.5A Low Dropout Fast Response Positive Adjustable Regulator and Fixed 1.8V 2.5V 2.85V and 3.3V 1 2 3 4 5 MoreAnpec Electronics Coropration
IP1117LDO Regulator with Adjustable and Fixed 1.8V 2.5V 3.3V 5.0V 1 2 3 4 5 MoreInterpion semiconductor
APL1087R800mA Low Dropout Fast Response Positive Adjustable Regulator and Fixed 1.8V 2.5V and 3.3V 1 2 3 4 5 MoreAnpec Electronics Coropration

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com 2003 - 2017    


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl