M368L3313DTL-CA2 datasheet(9/12 Pages) SAMSUNG

Part #	M368L3313DTL-CA2

Description	256MB DDR SDRAM MODULE (32Mx64(16Mx64*2 bank) based on 16Mx8 DDR SDRAM)

Download	12 Pages

Scroll/Zoom	100%

Manufacturer	SAMSUNG [Samsung semiconductor]

Direct Link	http://www.samsung.com/Products/Semiconductor

Logo

9 / 12 page

M368L3313DTL

Rev. 0.2 May.2002

184pin Unbuffered DDR SDRAM MODULE

1. Maximum burst refresh cycle : 8

2. The specific requirement is that DQS be valid(High or Low) on or before this CK edge. The case shown(DQS going from

High_Z to logic Low) applies when no writes were previously in progress on the bus. If a previous write was in progress,

DQS could be High at this time, depending on tDQSS.

3. The maximum limit for this parameter is not a device limit. The device will operate with a great value for this parameter,

but system performance (bus turnaround) will degrade accordingly.

4. A write command can be applied with tRCD satisfied after this command.

5. For registered DIMMs, tCL and tCH are

≥ 45% of the period including both the half period jitter (t JIT(HP)) of the PLL and the half period

jitter due to crosstalk (tJIT(crosstalk) ) on the DIMM.

6. Input Setup/Hold Slew Rate Derating

This derating table is used to increase tIS/tIH in the case where the input slew rate is below 0.5V/ns. Input setup/hold slew rate

based on the lesser of AC-AC slew rate and DC-DC slew rate.

7. I/O Setup/Hold Slew Rate Derating

This derating table is used to increase tDS/tDH in the case where the I/O slew rate is below 0.5V/ns. I/O setup/hold slew rate

based on the lesser of AC-AC slew rate and DC-DC slew rate.

Parameter

Symbol

-TCB3

(DDR333)

-TCA2

(DDR266A)

-TCB0

(DDR266B)

Unit

Note

Min

Max

Min

Max

Min

Max

Mode register set cycle time

tMRD

12

15

ns

DQ & DM setup time to DQS

tDS

0.45

0.5

ns

7,8,9

DQ & DM hold time to DQS

tDH

0.45

0.5

ns

7,8,9

Control & Address input pulse width

tIPW

2.2

ns

DQ & DM input pulse width

tDIPW

1.75

ns

Power down exit time

tPDEX

6

7.5

ns

Exit self refresh to non-Read command

tXSNR

75

ns

4

Exit self refresh to read command

tXSRD

200

tCK

Refresh interval time

tREFI

15.6

us

1

Output DQS valid window

tQH

tHP

-tQHS

-

tHP

-tQHS

-

tHP

-tQHS

-

ns

5

Clock half period

tHP

tCLmin

or tCHmin

-

tCLmin

or tCHmin

-

tCLmin

or tCHmin

-

ns

Data hold skew factor

tQHS

0.55

0.75

ns

DQS write postamble time

tWPST

0.4

0.6

0.4

0.6

0.4

0.6

tCK

3

Active to Read with Auto precharge

command

tRAP

20

Autoprecharge write recovery +

Precharge time

tDAL

(tWR/tCK)

+

(tRP/tCK)

(tWR/tCK)

+

(tRP/tCK)

(tWR/tCK)

+

(tRP/tCK)

tCK

11

Input Setup/Hold Slew Rate

∆tIS

∆tIH

(V/ns)

(ps)

0.5

0

0.4

+50

0.3

+100

I/O Setup/Hold Slew Rate

∆tDS

∆tDH

(V/ns)

(ps)

0.5

0

0.4

+75

0.3

+150

Similar Part No. - M368L3313DTL-CA2

Manufacturer	Part #	Datasheet	Description
Samsung semiconductor	M368L3324BT	464Kb / 25P	DDR SDRAM Unbuffered Module 184pin Unbuffered Module based on 512Mb B-die with 64/72-bit Non ECC/ECC 66 TSOP-II
	M368L3324BTM-CB3	464Kb / 25P	DDR SDRAM Unbuffered Module 184pin Unbuffered Module based on 512Mb B-die with 64/72-bit Non ECC/ECC 66 TSOP-II
	M368L3324BTM-CCC	464Kb / 25P	DDR SDRAM Unbuffered Module 184pin Unbuffered Module based on 512Mb B-die with 64/72-bit Non ECC/ECC 66 TSOP-II
	M368L3324BTM-LB3	464Kb / 25P	DDR SDRAM Unbuffered Module 184pin Unbuffered Module based on 512Mb B-die with 64/72-bit Non ECC/ECC 66 TSOP-II
	M368L3324BTM-LCC	464Kb / 25P	DDR SDRAM Unbuffered Module 184pin Unbuffered Module based on 512Mb B-die with 64/72-bit Non ECC/ECC 66 TSOP-II

More results

Similar Description - M368L3313DTL-CA2

Manufacturer	Part #	Datasheet	Description
Samsung semiconductor	M470L1714BT0	141Kb / 14P	128MB DDR SDRAM MODULE(16Mx64 based on 8Mx16 DDR SDRAM)
White Electronic Design...	W3EG6432S-D3	342Kb / 13P	256MB - 32Mx64 DDR SDRAM UNBUFFERED
	WV3EG32M64ETSU-D3	279Kb / 12P	256MB - 32Mx64 DDR SDRAM UNBUFFERED
	W3EG6432S-D4	167Kb / 12P	256MB - 32Mx64 DDR SDRAM UNBUFFERED
Samsung semiconductor	M368L1713CTL	83Kb / 12P	128MB DDR SDRAM MODULE (16Mx64 based on 16Mx8 DDR SDRAM) Unbuffered 184pin DIMM 64-bit Non-ECC/Parity
White Electronic Design...	W3E16M64S-XBX	709Kb / 16P	16Mx64 DDR SDRAM
	W3E32M64S-XSBX	723Kb / 17P	32Mx64 DDR SDRAM
	W3E32M64S-XBX	802Kb / 17P	32Mx64 DDR SDRAM
Samsung semiconductor	M470L3224BT0	137Kb / 14P	256MB DDR SDRAM MODULE
Samsung semiconductor	DS_M368L3223DTL	82Kb / 12P	256MB DDR SDRAM MODULE

More results

M368L3313DTL-CA2 Datasheet(PDF) 9 Page - Samsung semiconductor

M368L3313DTL-CA2 Datasheet(HTML) 9 Page - Samsung semiconductor

Similar Part No. - M368L3313DTL-CA2

Similar Description - M368L3313DTL-CA2

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

Datasheet Download

Link URL