 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
DSM2180F3V Datasheet(PDF) 11 Page - STMicroelectronics |
|
||||||||||||||||||||||||||||||
DSM2180F3V Datasheet(HTML) 11 Page - STMicroelectronics |
|
|
11 / 63 page  11/63 DSM2180F3V TYPICAL CONNECTIONS Figure 6 shows a typical connection scheme. Many connection possibilities exist since most DSM pins are multipurpose. The scheme illustrat- ed is ideal for a design that needs fast JTAG ISP, Eight additional general I/O with PLD capability, access to Flash memory as Byte DMA or as Data Overlay memory, and the DSP uses Power Down mode. If your design needs more I/O, or Byte DMA access to Flash memory is all that is needed (no Data Overlay), or lowest power consumption is not an issue, then consider the following options. Port C JTAG: Figure 6 shows all six JTAG sig- nals in use full time (not multiplexed with I/0). Us- ing six-pin JTAG can reduce ISP time by as much as 30% compared to four-pin JTAG. Alternatively, four-pin JTAG (TMS, TCK, TDI, TDO) can be used if more general I/O pins are needed and the few extra seconds of programming time is not crucial, freeing up pins PC3 and PC4. Other JTAG options include mutiplexing JTAG pins with general I/O (see “Programming In-Circuit using JTAG ISP” on page 41 and Application Note AN1153) or not us- ing JTAG at all. If no JTAG is used, the DSM de- vice has to be programmed on a conventional programmer before it is installed on the circuit board. Using no JTAG makes more I/O available. Pin PD1. If Flash memory will be accessed only using Byte DMA mode in your design, and no ex- ternal Data Overlay memory accesses are used, then pin PD1 can be used for other purposes (MCUI/O, common CPLD clock input, external chip select, or PLD input) Pin PD2. If the DSP will not use Power Down mode, then PD2 can be used for other purposes (MCUI/O, external chip select, PLD input) Pins PC2 and PC7. In Figure 6, these two pins are used as dedicated address inputs connected to DSP address outputs. This will route DSP ad- dress signals A16 and A17 directly into the DPLD. Be aware that any free pin on Port B, Port C, or Port D may be used for DSP address inputs, it does not have to be pins PC2 and PC7. Pin PB0. This pin is shown as a chip select for an external peripheral device such as a 16450 or 16550 UART. Equivalently, any free pin on Ports B, C, or D may be used for this. |
Similar Part No. - DSM2180F3V |
|
Similar Description - DSM2180F3V |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
