Electronic Components Datasheet Search
Selected language     English  ▼


AM29DL323CB90 Datasheet(PDF) 8 Page - Advanced Micro Devices

Part No. AM29DL323CB90
Description  32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory
Download  52 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AMD [Advanced Micro Devices]
Homepage  http://www.amd.com
Logo 

 8 page
background image
Am29DL322C/Am29DL323C
8
ADV ANCE
I N FO RMAT I O N
DEVICE BUS OPERATIONS
This section describes the requirements and use of
the device bus operations, which are initiated through
the internal command register. The command register
itself does not occupy any addressable memory loca-
tion. The register is a latch used to store the com-
mands, along with the address and data information
needed to execute the command. The contents of the
register serve as inputs to the internal state machine.
The state machine outputs dictate the function of the
device. Table 1 lists the device bus operations, the in-
puts and control levels they require, and the resulting
output. The following subsections describe each of
these operations in further detail.
Table 1.
Am29DL322C/Am29DL323C Device Bus Operations
Legend: L = Logic Low = V
IL, H = Logic High = VIH, VID = 8.5–12.5 V, VHH = 9.0 ± 0.5 V, X = Don’t Care, SA = Sector Address,
A
IN = Address In, DIN = Data In, DOUT = Data Out
Notes:
1. Addresses are A20:A0 in word mode (BYTE# = V
IH), A20:A-1 in byte mode (BYTE# = VIL).
2. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the “Sector/Sector
Block Protection and Unprotection” section.
3. If WP#/ACC = V
IL, the two outermost boot sectors remain protected. If WP#/ACC = VIH, the two outermost boot sector
protection depends on whether they were last protected or unprotected using the method described in “Sector/Sector Block
Protection and Unprotection”. If WP#/ACC = V
HH, all sectors will be unprotected.
Word/Byte Configuration
The BYTE# pin controls whether the device data I/O
pins operate in the byte or word configuration. If the
BYTE# pin is set at logic ‘1’, the device is in word con-
figuration, DQ0–DQ15 are active and controlled by
CE# and OE#.
If the BYTE# pin is set at logic ‘0’, the device is in byte
configuration, and only data I/O pins DQ0–DQ7 are
active and controlled by CE# and OE#. The data I/O
pins DQ8–DQ14 are tri-stated, and the DQ15 pin is
used as an input for the LSB (A-1) address function.
Requirements for Reading Array Data
To read array data from the outputs, the system must
drive the CE# and OE# pins to V
IL. CE# is the power
control and selects the device. OE# is the output con-
trol and gates array data to the output pins. WE#
should remain at V
IH . The BYTE# pin deter m ines
whether the device outputs array data in words or
bytes.
The internal state machine is set for reading array data
upon device power-up, or after a hardware reset. This
ensures that no spurious alteration of the memory
content occurs during the power transition. No com-
mand is necessary in this mode to obtain array data.
Standard microprocessor read cycles that assert valid
Operation
CE#
OE#
WE#
RESET#
WP#/ACC
Addresses
(Note 2)
DQ0–
DQ7
DQ8–DQ15
BYTE#
= V
IH
BYTE#
= V
IL
Read
L
L
H
H
L/H
AIN
DOUT
DOUT
DQ8–DQ14 =
High-Z, DQ15 = A-1
Write
L
H
L
H
(Note 3)
A
IN
D
IN
D
IN
Standby
VCC ±
0.3 V
XX
VCC ±
0.3 V
H
X
High-Z
High-Z
High-Z
Output Disable
L
H
H
H
L/H
X
High-Z
High-Z
High-Z
Reset
X
X
X
L
L/H
X
High-Z
High-Z
High-Z
Sector Protect (Note 2)
L
H
L
VID
L/H
SA, A6 = L,
A1 = H, A0 = L
DIN
XX
Sector Unprotect (Note 2)
L
H
L
VID
(Note 3)
SA, A6 = H,
A1 = H, A0 = L
DIN
XX
Temporary Sector
Unprotect
XX
X
VID
(Note 3)
AIN
DIN
DIN
High-Z




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
A29DL16X16 Megabit 2M x 8-Bit/1M x 16-Bit CMOS 3.0 Volt-only Simultaneous Operation Flash Memory 1 2 3 4 5 MoreAMIC Technology
AM29DL16XD16 Megabit 2 M x 8-Bit/1 M x 16-Bit CMOS 3.0 Volt-only Simultaneous Operation Flash Memory 1 2 3 4 5 MoreAdvanced Micro Devices
AM29DL322D32 Megabit 4 M x 8-Bit/2 M x 16-Bit CMOS 3.0 Volt-only Simultaneous Operation Flash Memory 1 2 3 4 5 MoreAdvanced Micro Devices
A29DL32X32 Megabit 4M x 8-Bit/2M x 16-Bit CMOS 3.0 Volt-only Simultaneous Operation Flash Memory 1 2 3 4 5 MoreAMIC Technology
AM29DL400B4 Megabit 512 K x 8-Bit/256 K x 16-Bit CMOS 3.0 Volt-only Simultaneous Operation Flash Memory 1 2 3 4 5 MoreAdvanced Micro Devices
AM29DL800B8 Megabit 1 M x 8-Bit/512 K x 16-Bit CMOS 3.0 Volt-only Simultaneous Operation Flash Memory 1 2 3 4 5 MoreAdvanced Micro Devices
AM29DL32XG32 Megabit 4 M x 8-Bit/2 M x 16-Bit CMOS 3.0 Volt-only Simultaneous Operation Flash Memory 1 2 3 4 5 MoreAdvanced Micro Devices
AM49DL32XBGStacked Multi-Chip Package MCP Flash Memory and SRAM 32 Megabit 4 M x 8-Bit/2 M x 16-Bit CMOS 3.0 Volt-only Simultaneous 1 2 3 4 5 MoreSPANSION
AM29DL16XC16 Megabit 2 M x 8-Bit/1 M x 16-Bit CMOS 3.0 Volt-only Simultaneous Operation Flash Memory 1 2 3 4 5 MoreAdvanced Micro Devices
AM49DL320BGStacked Multi-Chip Package MCP Flash Memory and SRAM 32 Megabit 4 M x 8-Bit/2 M x 16-Bit CMOS 3.0 Volt-only Simultaneous 1 2 3 4 5 MoreSPANSION

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com 2003 - 2017    


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl