 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AD2S1205WSTZ Datasheet(PDF) 11 Page - Analog Devices |
|
||||||||||||||||||||||||||||||
AD2S1205WSTZ Datasheet(HTML) 11 Page - Analog Devices |
|
|
11 / 25 page  Preliminary Technical Data AD2S1205 Rev. PrB | Page 11 of 25 CONNECTING THE CONVERTER Refer to Figure 5. Ground should be connected to the AGND pin and DGND pin. Positive power supply VDD = +5 V dc ± 5% should be connected to the AVDD pin and DVDD pin. Typical values for the decoupling capacitors are 10 nF and 4.7 μF, respectively. These capacitors should be placed as close to the device pins as possible, and should be connected to both AVDD and DVDD. If desired, the reference oscillator frequency can be changed from the nominal value of 10 kHz using FS1 and FS2. Typical values for the oscillator decoupling capacitors are 20 pF. Typical values for the reference decoupling capacitors are 10 μF and 0.01 μF, respectively. DVDD 5V 1 2 3 4 5 6 7 8 9 10 11 RESET 33 32 31 30 29 28 27 26 25 24 DGND 8.192 MHz 20pF 20pF 4.7 μF 10nF 23 12 13 14 15 16 17 18 19 20 21 22 44 43 42 41 40 39 38 37 36 35 34 AD2S1205 10 μF 10nF 5V S2 S4 S3 S1 4.7 μF 10nF 5V BUFFER CIRCUIT BUFFER CIRCUIT R2 R1 Figure 5. Connecting the AD2S1205 to a Resolver The gain of the buffer depends on the type of resolver used. Since the specified excitation output amplitudes are matched to the specified Sin/Cos input amplitudes, the gain of the buffer is determined by the attenuation of the resolver. In this recommended configuration, the converter introduces a VREF/2 offset in the Sin, Cos signals coming from the resolver. Of course, the SinLO and CosLO signals may be connected to a different potential relative to ground, as long as the Sin and Cos signals respect the recommended specifications. Note that since the EXC/EXC outputs are differential, there is an inherent gain of 2×. For example, if the primary to secondary turns ratio is 2:1, the buffer will have unity gain. Likewise, if the turns ratio is 5:1, the gain of the buffer should be 2.5×. Figure 6 suggests a buffer circuit. The gain of the circuit is ) 1 / 2 ( R R Gain − = and ⎟ ⎠ ⎞ ⎜ ⎝ ⎛ × − ⎟ ⎠ ⎞ ⎜ ⎝ ⎛ ⎟ ⎠ ⎞ ⎜ ⎝ ⎛ + × = IN REF OUT V R R R R V V 1 2 1 2 1 VREF is set so that VOUT is always a positive value, eliminating the need for a negative supply. 12V EXC/EXC (VIN) 5V (VREF) R2 12V VOUT 33 Ω 33 Ω R1 442 Ω 1.24k Ω 12V 2.7k Ω 2.7k Ω Figure 6. Buffer Circuit Separate screened twisted cable pairs are recommended for analog inputs Sin/SinLO and Cos/CosLO. The screens should terminate to REFOUT. To achieve the dynamic performance specified, an 8.192 MHz crystal must be used. |
Similar Part No. - AD2S1205WSTZ |
|
Similar Description - AD2S1205WSTZ |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
