Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PXAG37KFBD Datasheet(PDF) 11 Page - NXP Semiconductors

Part # PXAG37KFBD
Description  XA 16-bit microcontroller family 32K OTP, 512 B RAM, watchdog, 2 UARTs
Download  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PXAG37KFBD Datasheet(HTML) 11 Page - NXP Semiconductors

Back Button PXAG37KFBD Datasheet HTML 7Page - NXP Semiconductors PXAG37KFBD Datasheet HTML 8Page - NXP Semiconductors PXAG37KFBD Datasheet HTML 9Page - NXP Semiconductors PXAG37KFBD Datasheet HTML 10Page - NXP Semiconductors PXAG37KFBD Datasheet HTML 11Page - NXP Semiconductors PXAG37KFBD Datasheet HTML 12Page - NXP Semiconductors PXAG37KFBD Datasheet HTML 13Page - NXP Semiconductors PXAG37KFBD Datasheet HTML 14Page - NXP Semiconductors PXAG37KFBD Datasheet HTML 15Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 37 page
background image
Philips Semiconductors
Product data
XA-G37
XA 16-bit microcontroller family
32K OTP, 512 B RAM, watchdog, 2 UARTs
2002 Mar 25
9
New Enhanced Mode 0
For timers T0 or T1 the 13-bit count mode on the 80C51 (current
Mode 0) has been replaced in the XA with a 16-bit auto-reload
mode. Four additional 8-bit data registers (two per timer: RTHn and
RTLn) are created to hold the auto-reload values. In this mode, the
TH overflow will set the TF flag in the TCON register and cause both
the TL and TH counters to be loaded from the RTL and RTH
registers respectively.
These new SFRs will also be used to hold the TL reload data in the
8-bit auto-reload mode (Mode 2) instead of TH.
The overflow rate for Timer 0 or Timer 1 in Mode 0 may be
calculated as follows:
Timer_Rate = Osc / (N * (65536 – Timer_Reload_Value))
where N = the TCLK prescaler value: 4 (default), 16, or 64.
Mode 1
Mode 1 is the 16-bit non-auto reload mode.
Mode 2
Mode 2 configures the Timer register as an 8-bit Counter (TLn) with
automatic reload. Overflow from TLn not only sets TFn, but also
reloads TLn with the contents of RTLn, which is preset by software.
The reload leaves THn unchanged.
Mode 2 operation is the same for Timer/Counter 0.
The overflow rate for Timer 0 or Timer 1 in Mode 2 may be
calculated as follows:
Timer_Rate = Osc / (N * (256 – Timer_Reload_Value))
where N = the TCLK prescaler value: 4, 16, or 64.
Mode 3
Timer 1 in Mode 3 simply holds its count. The effect is the same as
setting TR1 = 0.
Timer 0 in Mode 3 establishes TL0 and TH0 as two separate
counters. TL0 uses the Timer 0 control bits: C/T, GATE, TR0, INT0,
and TF0. TH0 is locked into a timer function and takes over the use
of TR1 and TF1 from Timer 1. Thus, TH0 now controls the “Timer 1”
interrupt.
Mode 3 is provided for applications requiring an extra 8-bit timer.
When Timer 0 is in Mode 3, Timer 1 can be turned on and off by
switching it out of and into its own Mode 3, or can still be used by
the serial port as a baud rate generator, or in fact, in any application
not requiring an interrupt.
IT0
LSB
MSB
BIT
SYMBOL
FUNCTION
TCON.7
TF1
Timer 1 overflow flag. Set by hardware on Timer/Counter overflow.
This flag will not be set if T1OE (TSTAT.2) is set.
Cleared by hardware when processor vectors to interrupt routine, or by clearing the bit in software.
TCON.6
TR1
Timer 1 Run control bit. Set/cleared by software to turn Timer/Counter 1 on/off.
TCON.5
TF0
Timer 0 overflow flag. Set by hardware on Timer/Counter overflow.
This flag will not be set if T0OE (TSTAT.0) is set.
Cleared by hardware when processor vectors to interrupt routine, or by clearing the bit in software.
TCON.4
TR0
Timer 0 Run control bit. Set/cleared by software to turn Timer/Counter 0 on/off.
TCON.3
IE1
Interrupt 1 Edge flag. Set by hardware when external interrupt edge detected.
Cleared when interrupt processed.
TCON.2
IT1
Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered
external interrupts.
TCON.1
IE0
Interrupt 0 Edge flag. Set by hardware when external interrupt edge detected.
Cleared when interrupt processed.
TCON.0
IT0
Interrupt 0 Type control bit. Set/cleared by software to specify falling edge/low level
triggered external interrupts.
SU00604C
IE0
IT1
IE1
TR0
TF0
TR1
TF1
TCON
Address:410
Bit Addressable
Reset Value: 00H
Figure 3. Timer/Counter Control (TCON) Register


Similar Part No. - PXAG37KFBD

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
PXAG37KFBD PHILIPS-PXAG37KFBD Datasheet
208Kb / 36P
   XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs
1999 Apr 07
More results

Similar Description - PXAG37KFBD

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
XA-G30 PHILIPS-XA-G30 Datasheet
222Kb / 36P
   XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs
2002 Mar 25
XA-G3 PHILIPS-XA-G3 Datasheet
208Kb / 36P
   XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs
1999 Apr 07
XA-G39 PHILIPS-XA-G39 Datasheet
217Kb / 42P
   XA 16-bit microcontroller family XA 16-bit microcontroller 32K FLASH/1K RAM, watchdog, 2 UARTs
2002 Mar 13
XA-G49 PHILIPS-XA-G49 Datasheet
299Kb / 42P
   XA 16-bit microcontroller family 64K FLASH/2K RAM, watchdog, 2 UARTs
2000 Apr 03
logo
Macronix International
MX10EXA MCNIX-MX10EXA Datasheet
473Kb / 55P
   XA 16-bit Microcontroller Family 64K Flash/2K RAM, Watchdog, 2UARTs
logo
NXP Semiconductors
PXAG49KBBD NXP-PXAG49KBBD Datasheet
216Kb / 42P
   XA 16-bit microcontroller family
2001 Jun 27
87C524 PHILIPS-87C524 Datasheet
186Kb / 26P
   80C51 8-bit microcontrollers 16K/32K, 512 OTP, I2C, watchdog timer
1999 Jul 23
XA-S3 PHILIPS-XA-S3 Datasheet
281Kb / 52P
   XA 16-bit microcontroller 32K/1K OTP/ROM/ROMless, 8-channel 8-bit A/D, low voltage 2.7 V.5.5 V, I2C, 2 UARTs, 16MB address range
2000 Dec 01
XA-S3 PHILIPS-XA-S3 Datasheet
295Kb / 52P
   XA 16-bit microcontroller 32 K/1 K OTP/ROM/ROMless, 8-channel 8-bit A/D, low voltage 2.7 V.5.5 V, I2C, 2 UARTs, 16 MB address range
2000 Dec 01
XA-C3 PHILIPS-XA-C3 Datasheet
368Kb / 68P
   XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce
2000 Jan 25
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com