Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD9942 Datasheet(PDF) 22 Page - Analog Devices

Part # AD9942
Description  Dual-Channel, 14-Bit CCD Signal Processor with Precision Timing??Core
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9942 Datasheet(HTML) 22 Page - Analog Devices

Back Button AD9942 Datasheet HTML 18Page - Analog Devices AD9942 Datasheet HTML 19Page - Analog Devices AD9942 Datasheet HTML 20Page - Analog Devices AD9942 Datasheet HTML 21Page - Analog Devices AD9942 Datasheet HTML 22Page - Analog Devices AD9942 Datasheet HTML 23Page - Analog Devices AD9942 Datasheet HTML 24Page - Analog Devices AD9942 Datasheet HTML 25Page - Analog Devices AD9942 Datasheet HTML 26Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 36 page
background image
AD9942
Rev. A | Page 22 of 36
CHANNEL A AND CHANNEL B HORIZONTAL CLAMPING AND BLANKING
The AD9942 horizontal clamping and blanking pulses are fully
programmable to suit a variety of applications. Individual
sequences are defined for each signal, which are then organized
into multiple regions during image readout. This allows the
dark pixel clamping and blanking patterns to be changed at
each stage of the readout to accommodate different image
transfer timing and high speed line shifts.
INDIVIDUAL CLPOB AND PBLK SEQUENCES
The AFE horizontal timing consists of CLPOB and PBLK, as
shown in Figure 21. These two signals are independently
programmed using the parameters shown in Table 19. The start
polarity, first toggle position, and second toggle position are
fully programmable for each signal. The CLPOB and PBLK
signals are active low and should be programmed accordingly.
Up to four individual sequences can be created for each signal.
INDIVIDUAL HBLK SEQUENCES
The HBLK programmable timing, shown in Figure 22, is similar
to CLPOB and PBLK. However, there is no start polarity
control. Only the toggle positions are used to designate the start
and stop positions of the blanking period. Additionally, there is
a polarity control, HBLKMASK, which designates the polarity
of the horizontal clock signal H1 during the blanking period.
Setting HBLKMASK high sets H1 low and H2 high during the
blanking, as shown in Figure 23. Up to four individual
sequences are available for HBLK.
Table 19. Channel A and Channel B CLPOB and PBLK Individual Sequence Parameters
Parameter
Length
(Bit)
Range
Description
Polarity
1
High/low
Starting polarity of CLPOB and PBLK pulses for Sequences 0 to 3.
Toggle Position 1
12
0 to 4095 pixel locations
First toggle position within the line for Sequences 0 to 3.
Toggle Position 2
12
0 to 4095 pixel locations
Second toggle position within the line for Sequences 0 to 3.


Similar Part No. - AD9942

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9942 AD-AD9942_15 Datasheet
654Kb / 36P
   Dual-Channel, 14-Bit CCD Signal Processor with Precision Timing Core
REV. A
More results

Similar Description - AD9942

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9942 AD-AD9942_15 Datasheet
654Kb / 36P
   Dual-Channel, 14-Bit CCD Signal Processor with Precision Timing Core
REV. A
AD9974 AD-AD9974 Datasheet
73Kb / 2P
   Dual-Channel, 14-Bit, CCD Signal Processor with Precision Timing??Core
Rev. Sp0
AD9974BBCZ AD-AD9974BBCZ Datasheet
902Kb / 52P
   Dual-Channel, 14-Bit, CCD Signal Processor with Precision Timing Core
REV. A
AD9972BBCZ AD-AD9972BBCZ Datasheet
71Kb / 2P
   Dual-Channel, 14-Bit, CCD Signal Processor with Precision Timing Core
Rev. SpA
AD9978BCPZ AD-AD9978BCPZ Datasheet
69Kb / 2P
   Dual-Channel, 14-Bit CCD Signal Processor with Precision Timing Core
Rev. SpB
AD9978 AD-AD9978_08 Datasheet
69Kb / 2P
   Dual-Channel, 14-Bit CCD Signal Processor with Precision Timing Core
Rev. SpB
AD9973 AD-AD9973 Datasheet
68Kb / 2P
   Dual-Channel, 14-Bit CCD Signal Processor with Precision Timing??Core
Rev. SpA
AD9978 AD-AD9978 Datasheet
71Kb / 2P
   Dual-Channel, 14-Bit CCD Signal Processor with Precision Timing Core
Rev. SpA
AD9979 AD-AD9979_15 Datasheet
589Kb / 56P
   14-Bit, CCD Signal Processor with Precision Timing Core
REV. C
AD9979BCPZRL AD-AD9979BCPZRL Datasheet
589Kb / 56P
   14-Bit, CCD Signal Processor with Precision Timing Core
REV. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com