Electronic Components Datasheet Search |
|
AD9707-EB Datasheet(PDF) 9 Page - Analog Devices |
|
AD9707-EB Datasheet(HTML) 9 Page - Analog Devices |
9 / 52 page AD9704/AD9705/AD9706/AD9707 Rev. 0 | Page 9 of 52 DIGITAL SPECIFICATIONS (1.8 V) TMIN to TMAX, AVDD = 1.8 V, DVDD = 1.8 V, CLKVDD = 1.8 V, IOUTFS = 1 mA, unless otherwise noted. Table 6. AD9707 AD9706 AD9705 AD9704 Parameter Min Typ Max Min Typ Max Min Typ Max Min Typ Max Unit DIGITAL INPUTS1 Logic 1 Voltage 1.2 1.8 1.2 1.8 1.2 1.8 1.2 1.8 V Logic 0 Voltage 0 0.5 0 0.5 0 0.5 0 0.5 V Logic 1 Current − 10 +10 − 10 +10 − 10 +10 − 10 +10 μA Logic 0 Current +10 +10 +10 +10 μA Input Capacitance 5 5 5 5 pF Input Setup Time (tS) 2.4 2.4 2.4 2.4 ns Input Hold Time (tH) 0.4 0.4 0.4 0.4 ns Latch Pulsewidth (tLPW) 6.2 6.2 6.2 6.2 ns CLK INPUTS2 Input Voltage Range 0 1.8 0 1.8 0 1.8 0 1.8 V Common-Mode Voltage 0.4 0.9 1.3 0.4 0.9 1.3 0.4 0.9 1.3 0.4 0.9 1.3 V Differential Voltage 0.5 1.5 0.5 1.5 0.5 1.5 0.5 1.5 V 1 Includes CLK+ pin in single-ended clock input mode. 2 Applicable to CLK+ input and CLK– input when configured for differential clock input mode. TIMING DIAGRAM DBO TO DB13 CLOCK IOUTA OR IOUTB 0.1% 0.1% tLPW tST tPD tH tS Figure 2. Timing Diagram |
Similar Part No. - AD9707-EB |
|
Similar Description - AD9707-EB |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |