1 / 6 page
AZ10EL07
AZ100EL07
ECL/PECL 2-Input XOR/XNOR
1630 S. STAPLEY DR., SUITE 125
• MESA, ARIZONA 85204 • USA • (480) 962-5881 • FAX (480) 890-2541
www.azmicrotek.com
ARIZONA MICROTEK, INC.
FEATURES
•
260ps Propagation Delay
•
High Bandwidth Output Transitions
•
75k
Ω Internal Input Pulldown Resistors
•
Direct Replacement for ON Semiconductor
MC10EL07 & MC100EL07
DESCRIPTION
The AZ10/100EL07 is a 2-input XOR/XNOR gate. The device is functionally equivalent to the E107 device
with higher performance capabilities. With propagation delays and output transition times significantly faster than
the E107, the EL07 is ideally suited for those applications that require the ultimate in AC performance.
NOTE: Specifications in ECL/PECL tables are valid when thermal equilibrium is established.
LOGIC DIAGRAM AND PINOUT ASSIGNMENT
8
5
6
7
4
3
2
1
VCC
Q
VEE
NC
D0
NC
D1
Q
PACKAGE AVAILABILITY
PACKAGE
PART NO.
MARKING
SOIC 8
AZ10EL07D
AZM10EL07
SOIC 8 T&R
AZ10EL07DR1
AZM10EL07
SOIC 8 T&R
AZ10EL07DR2
AZM10EL07
SOIC 8
AZ100EL07D
AZM100EL07
SOIC 8 T&R
AZ100EL07DR1
AZM100EL07
SOIC 8 T&R
AZ100EL07DR2
AZM100EL07
TSSOP 8
AZ10EL07T
AZTEL07
TSSOP 8 T&R
AZ10EL07TR1
AZTEL07
TSSOP 8 T&R
AZ10EL07TR2
AZTEL07
TSSOP 8
AZ100EL07T
AZHEL07
TSSOP 8 T&R
AZ100EL07TR1
AZHEL07
TSSOP 8 T&R
AZ100EL07TR2
AZHEL07
PIN DESCRIPTION
PIN
FUNCTION
D0, D1
Data Inputs
Q, Q
¯
Data Outputs
VCC
Positive Supply
VEE
Negative Supply
NC
No Connect
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
