Electronic Components Datasheet Search
Selected language     English  â–¼


CS61884-IQ Datasheet(PDF) 7 Page - Cirrus Logic

Part No. CS61884-IQ
Description  Octal T1/E1/J1 Line Interface Evaluation Board
Download  22 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  CIRRUS [Cirrus Logic]
Homepage  http://www.cirrus.com
Logo 

 7 page
background image
CDB61884
DS485DB1
7
mitters in a high impedance state. Removing the
shorting block, enables the transmitters. See
Figure 5.
2.6
Clock Edge Selection
In clock/data recovery mode, jumper J93 selects
the edge of RCLK and SCLK on which the
RPOS/RDATA, RNEG, and SDO data signals are
valid. When in data recovery mode, jumper J93 se-
lects the output polarity of RPOS/RNEG. The func-
tion of J93 applies to both the hardware and host
mode. Figure 6 shows the settings for jumper J93
and the effect in both clock/data recovery and data
recovery only mode.
2.7
Jitter Attenuator Selection
In hardware mode, switch S10 (JASEL) controls
the position of the jitter attenuator for all eight
channels. The corner frequency and FIFO length
can not be changed in hardware mode. Figure 7
shows the settings for switch S10.
In host mode, switch S10 has no effect on the
CS61884 device and should be set to the open
(middle) position.
2.8
Loopback Mode Selection
In hardware mode, the Loopback modes are config-
ured with switches S1 through S8 (0-7). Figure 8
shows the three different settings for all eight loop
back switches.
In host mode, switches S1 through S8 must be set
to the NONE (middle) position to allow host inter-
face control.
2.9
Line Length Selection
In hardware mode, the transmit pulse shapes for E1
75
Ω, E1 120 Ω and T1(J1) 100 Ω are selected with
switches S12 through S14 (LEN 2-0). Refer to the
CS61884 Data Sheet for the correct settings.
HI
LO
E nable all eight
transm itters
Hi-Z all
eig ht transm itte rs
HI
LO
Figure 5. Transmitter Enable Selection
HI
LO
Clock/Data Recovery -
RPOS/RNEG = falling
edge RCLK SDO =
rising edge SCLK
Clock/Data Recovery -
RPOS/RNEG = rising
edge RCLK SDO =
falling edge SCLK
Data Recovery -
RPOS/RNEG
polarity active high
Data Recovery -
RPOS/RNEG
polarity active low
HI
LO
Figure 6. Clock Edge Selection
S10
Hardware Mode
-JA placed in
transmit path
S10
S10
HIGH
OPEN
LOW
HIGH
OPEN
LOW
HIGH
OPEN
LOW
Hardware Mode
- JA Disabled
Hardware Mode
-JA placed in
receive path
JASEL
JASEL
JASEL
Figure 7. Jitter Attenuator Selection
Hardware Mode -
Selects Remote
Loopback
Hardware Mode -
Selects local
Loopback
Hardware Mode -
Selects no
Loopback
0-7
0-7
0-7
S1 - S8
S1 - S8
S1 - S8
Figure 8. Loopback Mode Selection




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
CDB3318Evaluation Board for CS3318 1 2 3 4 5 MoreCirrus Logic
CDB8420Evaluation Board 1 2 3 4 5 MoreCirrus Logic
MC33290ISO K Line Serial Link Interface 1 2 3 4 5 MoreFreescale Semiconductor, Inc
CDB4265Evaluation Board for CS4265 1 2 3 4 5 MoreCirrus Logic
CDB4923Evaluation Board 1 2 3 4 5 MoreCirrus Logic
EPB5038GDiscrete Line Interface Transformer 1 PCA ELECTRONICS INC.
CDB4334Evaluation Board for CS4334/8/9 Family of Products 1 2 3 4 5 MoreCirrus Logic
CDB4954AEvaluation Board 1 2 3 4 5 MoreCirrus Logic
CDB4344Evaluation Board for CS4344 1 2 3 4 5 MoreCirrus Logic

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com 2003 - 2017    


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl